Browse > Article

Filter Cache Predictor Using Mode Selection Bit  

Kwak, Jong-Wook (Department of Computer Engineering, Yeungnam University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea CI / v.46, no.5, 2009 , pp. 1-13 More about this Journal
Abstract
Filter cache has been introduced as one solution of reducing cache power consumption. More than 50% of the power reduction results from the filter cache, whereas more than 20% of the performance is compromised. To minimize the performance degradation of the filter cache, the predictive filter cache has been proposed. In this paper, we review the previous filter cache predictors and analyze the problems of the solutions. As a result, we found main problems that cause prediction misses in previous filter cache schemes and, to resolve the problems, this paper proposes a new prediction policy. In our scheme, some reference bit entries, called MSBs, are inserted into filter cache and BTB, to adaptively control the filter cache access. In simulation parts, we use a modified SimpleScalar simulator with MiBench benchmark programs to verify the proposed filter cache. The simulation result shows in average 5% performance improvement, compared to previous ones.
Keywords
저전력 캐시;필터 캐시;레벨 0 캐시;명령어 인출 예측;분기 명령어;
Citations & Related Records
연도 인용수 순위
  • Reference
1 D. Patterson, and J. Hennessy, 'Computer architecture: a quantitative approach' 4th edition, Morgan Kaufman, 2007
2 Tang, W., Gupta, R., and Nicolau, A.: 'Design of a predictive filter cache for energy savings in high-performance processor architectures'. Proc. Int. Conf. on Computer Design, pp. 68–73, 2001
3 Yeh, T.Y., and Patt, Y.N.: 'Alternative implementation of two-level adaptive branch prediction', Proc. 19th Int. Symp. on Computer Architecture, pp. 124–124, 1992
4 Ernst, D., Austin, T.M., Mudge, T., and Brown, R.B. 'MiBench: a free commercially representative embedded benchmark suite', Proc. 4th IEEE Int. Workshop on Workload characterization, pp. 3–14, Dec. 2001
5 Chia-Lin Yang, Chien-Hao Lee, 'HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction', ISLPED pp. 114-119, 2004
6 David Tarjan, Shyamkumar Thoziyoor, Norman P. Jouppi, 'CACTI 4.0', HP Laboratories Palo Alto HPL-2006-86, June 2, 2006
7 EDN Embedded Microprocessor Benchmark Consortium, http://www.eembc.org
8 B. Case. SPEC2000 Retires SPEC92, The Microprocessor Report, vol. 9, 1995
9 Anderson, T., and Agarwala, S.: 'Effective hardware-based two-way loop cache for high- performance low-power processors', Proc. Int. Conf. on Computer Design, pp. 403–407, 2000
10 K. Vivekanandarajah et al., 'Incorporating pattern prediction technique for energy efficient filter cache design', The 3rd IEEE International Workshop on SoC for Real-Time Applications, Vol. 30, pp. 44-47, 2003
11 C.-L. Su and A. Despain. 'Cache design tradeoffs for power and performance optimization: A case study', In Proceedings of International Symposium on Low Power Design, April 1995   DOI
12 C. Lee, M. Potkonjak, and W. H. Mangione- Smith, 'MediaBench: A Tool for Evaluating Multimedia and Communications Systems', Proc. of Micro 30, 1997
13 D. Burger, A. Kagi, and M. Hrishikesh. 'Memory hierarchy extensions to SimpleScalar 3.0', Technical Report TR99-25, Department of Computer Science, University of Texas at Austin, April 1999
14 P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J.Warter, and W.-m. W. Hwu, 'IMPACT: An Architectural Framework for Multiple- Instruction-Issue Processors', Proc. of ISCA, 1991
15 P.-Y. Chang, M. Evers, and Y. Patt. 'Improving Branch Prediction Accuracy by Reducing Pattern History Table Interference', Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, Oct. 1996
16 K. Vivekanandarajah, T. Srikanthan, S. Bhattacharyya, 'Energy-delay effficient filter cache hierarchy using pattern prediction scheme', IEE Proceedings - Computers and Digital Techniques, Vol. 151, Issue 2, March 2004
17 W. Tang, A. Kejariwal, A. Veidenbaum and A. Nicolau, 'A Predictive Decode Filter Cache for Reducing Power Consumption in Embedded Processors', ACM Transactions on Design Automation of Electronic Systems, Vol. 12, No. 2, April 2007   DOI   ScienceOn
18 J. Montanaro et al. 'A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor', IEEE Journal of Solid-State Circuits, 32(11):1703-14, 1996