Browse > Article

Implementation and Analysis of Performance Estimation Model of H.264/AVC Baseline Profile Decoder  

Moon, Kyoung-Hwan (Dept. of Electronics and Computer Engineering, Hanyang Univ.)
Song, Yong-Ho (Dept. of Electronics and Computer Engineering, Hanyang Univ.)
Publication Information
Abstract
As H.264/AVC standard has proven to be a key technology of multimedia application, many researches to improve H.264/AVC standard are actively conducted. Those researches are conducted in various ways such as algorithm analysis and improvement or structure enhancement for reducing bottlenecks of performance. Even though targets and directions of those studies are not the same, performance of H.264/AVC standard is commonly analyzed in the early phase. In analysis phase, potential problems with H.264/AVC standard are identified and the most critical problem which has serious effects on performance is determined. Therefore, analysis phase is one of the important steps to decide overall directions and targets of the research. This research proposes a mathematical model which can be used in the early performance analysis phase to estimate performance in conducting research of improving the performance of H.264/AVC Baseline Profile decoder. The proposed model is designed by considering many variables of H.264/AVC decoder operation so that it is easy to predict its performance according to changes in each element.
Keywords
H.264/AVC; Performance Estimation; Macroblock; Decoder traffic;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Wiegand, T., 'Overview of the H.264/AVC video coding standard', IEEE Trans. Circ. Syst. Vid., 13 (7), 560-576   DOI   ScienceOn
2 Mauricio Alvarez, 'A Performance Characterization of High Definition Digital Video Decoding using H.264/AVC' 2005 IEEE International Symposium on Workload Characterization. October 5-8. 2005. Austin, Texas. USA   DOI
3 AMBA Specification (Rev 2.0)
4 Hari Kalva, 'Complexity Estimation of the H.264 Coded Video Bitstreams' The Computer Journal Vol. 48 NO. 5, 2005, Oxford University Press   DOI   ScienceOn
5 Ville Lappalainen, 'Complexity of Optimized H.26L Video Decoder Implementation', IEEE Trans. Circ. Syst. Vid., Vol. 13, NO. 7, 2003   DOI   ScienceOn
6 Young-Sin Cho, 'Modeling and Analysis of the System Bus Latency on the SoC Platform', SLIP'06, 2006 International workshop on system level interconnect prediction, pp.67-74   DOI
7 Michael Horowitz, 'H.264/AVC Baseline Profile Decoder Complexity Analysis' IEEE Trans. Circ. Syst. Vid., 13(7), 704-716   DOI   ScienceOn
8 RongGang Wang, 'MOTION COMPENSATION MEMORY ACCESS OPTIMIZATION STRATEGIES FOR H.264/AVC DECODER' ICASSP 2005   DOI
9 Adam Luczak, 'A Flexible Architecture for Image Reconstruction in H.264/AVC Decoders'   DOI
10 Hae-Yong Kang, 'MPEG-4 AVC/H.264 DECODER WITH SCALABLE BUS ARCHITECTURE AND DUAL MEMORY CONTROLLER' ISCAS 2004
11 Shih-Chien Chang, 'A Platform Based Bus-interleaved Architecture for De-blocking Filter in H.264/MPEG-4 AVC'   DOI   ScienceOn
12 Henrique S. Malvar, 'Low-Complexity Transform and Quantization in H.264/AVC' IEEE Trans. Circ. Syst. Vid., Vol 13, NO.7, JULY 2003   DOI   ScienceOn
13 Shin-Haeng Ji, 'Optimization of Memory Management for H.264/AVC Decoder', ISBN 89-5519-129-4, Feb. 20-22, 2006 ICACT 2006
14 ISO/IEC 14496-10;2004(E) 'Information technology-Coding of audio-visual objects- Part 10:Advanced Video Coding' 2nd Edition
15 ITU-T 2003, Series H: Audiovisual and Multimedia Systems, 'Infrastructure of audiovisual services-Coding of moving video'
16 角野 眞也 ; 菊池 義浩 ; 鈴木 輝彦 ; 정제창 (역), 'H264 TEXTBOOK', 서울, 2005, 홍릉과학출판사