Browse > Article

Reducing Power Consumption of Data Caches for Embedded Processors  

Moon, Hyun-Ju (Department of Computer Science, Namseoul University)
Jee, Sung-Hyun (Information Strategy Team, Korea Employment Information Service)
Publication Information
Journal of the Institute of Electronics Engineers of Korea CI / v.44, no.1, 2007 , pp. 1-9 More about this Journal
Abstract
Since data caches used in modern embedded processors consume significant fraction of total processor power up to 40%, embedded processors need power-efficient high performance data caches. This paper proposes a prefetching data cache structure which pursuing low power consumption. We added tag history table on existing data cache structure which includes hardware unit for data prefetching so that reduce the number of parallel lookup on tag memory. This strategic cache structure remarkably reduces power consumption for parallel tag lookup. Experimental results show that the proposed cache architecture induce low power consumption while maintain the same cache performance.
Keywords
embedded processor; data cache; low-power; data prefetching; tag history table;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Z. Zhu and X. Zhang, 'Access-mode Predictions for Low-Power Cache Design,' IEEE Micro, Vol. 22, no. 2, pp. 58-71, Mar.-Apr. 2002   DOI   ScienceOn
2 M. D. Hill, Dinero III Cache Simulator, http://www.ece.cmu.edu/~ece 548/tools/ dinero
3 A. Srivastava and A. Eustace, 'ATOM: A System for Builing Customized Program Analysis Tools,' Proceedings of the ACM SIGPLAN 94, pp. 196-205, 1994
4 P. Shivakumar and N. P. Jouppi, 'CACTI 3.0: An Integrated Cache Timing, Power, and Area Model,' HP Western Research Labs, Tech. Rep. 2001
5 A. Hasegawa, I. Kawasaki, K. Yamada, S. Yoshioka, S. Kawasaki and P. Biswas, 'SH3: High Code Density, Low Power,' IEEE Micro, Vol. 15, no. 6, pp. 11-19, Dec. 1995   DOI   ScienceOn
6 M. Zhang and K. Asanovic, 'Highly-Associative Caches for Low-Power Processors,' 33rd International Symposium on Microarchitecture, pp. 196-205, Dec. 2000
7 W. T. Shiu, 'Memory Exploration for Low Power Embedded Systems', Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, pp. 250-253, May. 1999   DOI
8 이정훈, 최진혁, 김신덕, '저전력 온칩 메모리에 관한 연구 동향 및 개발 방향,' 정보과학회지, 제20권, 제10호, 37-44쪽, 2002년 10월   과학기술학회마을
9 K. Defendorff and P. K. Dubey, 'How Multimedia Workloads Will Change Processor Design,' IEEE Computer, Vol. 30, no. 9, pp. 43-45, Sep. 1997   DOI   ScienceOn
10 D. Nicolaescu, Al. Veidenbaum and A. Nicolau, 'Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors,' Proceedings of the conference on Design, Automation and Test in Europe, pp. 11064-11069, Mar. 2003
11 T. F. Chen and J. L. Baer, 'Effective Hardware-Based Data Prefetching for High Performance Processors,' IEEE Transactions on Computers, Vol. 44, no. 5, pp. 609-623, May. 1995   DOI   ScienceOn
12 A. Smith, 'Sequential Program Prefetching in Memory Hierarchies,' IEEE Computer, Vol. 11, no. 2, pp.7-21, 1978
13 B. Mathew and A. Davis, 'An Energy Efficient High Performance Scratch-pad Memory System' Proceedings of the Design Automation Conference (DAC), 2004
14 F. Dahlgren, M. Dubois and P. Stenstrom, 'Fixed and Adaptive Sequential Prefetching in Shared-memory Multiprocessors,' Proceedings of the International Conference on Parallel Processing, pp. I56-63, Aug. 1993   DOI
15 T. Mudge, 'Power: A First-Class Architectural Design Constraint,' IEEE Computer, Vol. 34, no. 4, pp. 52-58, Apr. 2001   DOI   ScienceOn
16 M. Baron, 'Analog and CPU Wizards Reduce Digital Power: National Semiconductor and ARM Increase Battery Life,' Microprocessor Report, Vol. 17, No. 1, pp. 10-14, Jan. 2003