Browse > Article

Study of Instruction-level Current Consumption Modeling and Optimization for Low Power Microcontroller  

Eom Heung-Sik (Department of Electronics Engineering, Dongguk University)
Kim Keon-Wook (Department of Electronics Engineering, Dongguk University)
Publication Information
Abstract
This paper presents experimental instruction-level current consumption model for low power microcontroller ATmega128. The accessibility of instruction for internal memory decides power consumption of the microcontroller as much as 17% of difference between access instruction and non-access instruction. The power consumption for the given program will be increased in the proportional to the ratio of memory access instruction and lower level memory access in the hierarchy. Throughout the current consumption model, the power consumption can be predicted and optimized in the direction of reducing the frequency memory access. Also, the various optimization methods are introduced in terms of software and hardware viewpoints.
Keywords
Microcontroller; Instruction-level current consumption; Power optimization;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C.X. Huang, B. Zhang, An-Chang Deng, and B. Swirski. 'The design and implementation of PowerMill' , Proceedings. 1995 International Symposium on Low Powr Design. pp, 105-108, 1995   DOI
2 http://sourceforge.net/projects/tinyos
3 Atmel Corp., 8-bit microcontroller ATmega128 complete
4 Agilent Technologies Corp., 6000 Series Oscilloscopes User's guide
5 Agilent Technologies Corp., 1147A 50MHz Current probe User's guide
6 Agilent Technologies Corp., 14565A Device Characterization Software Quick Start Quide
7 T. Sato, M. NagamAtsu, and H. Tago. 'Power and performAnce simulator : ESP and its application for l00MIPS/W class RISC design' in Proc. Symp. Low Power Electron. San Diego, pp. 46-47, Oct. 1994   DOI
8 Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, and Miodrag Potkoniak, 'Function-Level Power EstimAtion Methodology for Microprocessors' , in Proc. Design Automation Conf, pp. 810-813, June 2000
9 Mike Tien-Chien Lee, Vivek Tiwari, Shard mAlik, and mAsahiro Fujita, 'Power Analysis and Minimization Techniques for Embedded DSP Software' , IEEE Trans. VLSI System. Vol. 5, no. 1, pp. 123-135, mAr. 1997   DOI   ScienceOn
10 Vivek Tiwari, Sharad mAlik, and Andrew wolfe, 'Power Analysis of Embedded Software : A First Step Towards Software Power minimization', IEEE Trans. VLSI System. Vol. 2, No.4, pp.437-445, Dec. 1994   DOI   ScienceOn
11 T. Sato, Y. Ootaguro, M. NagamAtsu, and H. Tago, 'Evaluation of architecture-level power estimAtion for CMOS RISC processors' , in Proc. Symp, Low Power Electron. San Jose, CA, pp. 44-45, Oct. 1995   DOI
12 F.N Najm, 'Transition Density : A New Measure of Activity in Digital Circuits' , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vo1.14, No.1, pp. 310-323, 1993   DOI   ScienceOn