Browse > Article

The Design of Efficient Functional Verification Environment for the future I/O Interface Controller  

Hyun Eu-Gin (Daegu Gyeongbuk Institute of Science & Technology, Dept. of IT, Mobile Multimedia SoC Team)
Seong Kwang-Su (Department of Electrical Engineering and Computer Science, Yeungnam University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea CI / v.43, no.4, 2006 , pp. 39-49 More about this Journal
Abstract
This paper proposes an efficient verification environment of PCI Express controller that is the future I/O interface. This verification environment consists of a test vector generator, a test bench, and two abstract memories. We also define the assembler set to generate the verification scenarios. In this paper, we propose the random test environment which consists of a random vector generator, a .simulator part, and a compare engine. This verification methodology is useful to find the special errors which are not detected by the basic-behavioral test and hardware-design test.
Keywords
입출력 컨트롤러;PCI 익스프레스;기능 검증;랜덤 테스트 검증;
Citations & Related Records
Times Cited By KSCI : 4  (Citation Analysis)
연도 인용수 순위
1 권오현，양훈모，이문기，'마이크로프로세서 기능 검증을 위한 바이어스 랜덤 벡터 생성기 설계', 대한전자공학회 하계종합학술대회，121-124쪽，2002년6월   과학기술학회마을
2 PCI SlG, PCI 익스프레스 Base Specifications Revision 1.0a, PCl SlG, 2003
3 Ravi Budruk, Don Anderson, and Tom Shanley, PCI Express System Architecture, MindShare, 2003
4 Cadence, Verilog-XL Reference version 3.4, Cadence, 2002
5 권오현，이문기，'마이크로프로세서를 위한 효율적인 기능 검증 환경 구현'，대한전자공학회논문지 SD, 제41권 7호，43-52쪽，2004년   과학기술학회마을
6 P.J Windley, 'Formal modeling and verification of mucroprocessor', IEEE Transactions on Computers, Vol. 44, No.1, pp.54-72, Jan. 1995   DOI   ScienceOn
7 Ta-Chung Chang, 'A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors', in Journal of Electronics Testing Theroy and Applciations16, pp.13-27, 2000   DOI   ScienceOn
8 기안도，'단일칩시스템 설계검증을 위한 가상프로토타이핑'，대한전자공학회지，제30권 9호, 965-975 쪽，2003년   과학기술학회마을
9 현유진，성광수，'차세대 통신 플랫폼을 위한 입출력 컨트롤러 설계'，대한전자공학회논문지 CI，제42권 제4호. 59-68쪽, 2005년   과학기술학회마을
10 김연선，서범수，'64비트 RISE 마이크로프로세서의 기능 검증에 관한 연구'， 대한전자공학회 추계종합 학술대회，755-758쪽，1998년
11 이승호，이현룡，장종권，'SMV를 이용한 Pipeline 시스템의 설계 검증'，대한전자공학회 하계종합학술대회，제26권，제1호，939-942쪽，2003년   과학기술학회마을
12 C. Pixley, N. Strader, W. Bruce, J. Park, M. Kaufmann, K. Shultz, M. Burns, J. Kumar, J. Yuan, and J. Nguyen, 'Commercial Design Verification : Methodology and Tools', Proc. IEEE int. Test Conf., pp. 839-848, 1996   DOI