1 |
Eugin Hyun, Kwang-Su Seong, 'The effective buffer architecture for data link layer of PCI express', ITCC2004, Vol. 1, p.p 809-813, April 2004
|
2 |
현유진, 성광수, 'PCI익스프레스의 데이터 연결 계층에서 송신단 버퍼 관리를 위한 효과적인 방법', 전자공학회논문지 CI, 제41권, 제5호, p.p 451-458, 2004년 9월
과학기술학회마을
|
3 |
Cadence, Verilog-XL Reference version 3.4, Cadence, 2002
|
4 |
Intel whitepaper, 'Creating a PCl Express Interconnect', www.intel.com, 2002
|
5 |
http://www.pcisig.com
|
6 |
PCl SlG, PCl Express Base Specifications Revision 1.0a, PCl SlG, 2003
|
7 |
Ravi Budruk, Don Anderson, and Tom Shanley, PCl Express System Architecture, MindShare, 2003
|
8 |
Intel, 'The Complete PCl Express Reference Overview of Tutorial and Book', Intel press on http://www.intel.com/intelpress/pciexpresscomplete/PCIEC_Tutorial.pdf, 2004.
|
9 |
Intel whitepaper, 'Advanced Switching for the PCl Express Architecture', www.intel.com, 2002
|