Browse > Article

2D DWT Processor for Real-time Embedded Applications  

정갑천 (전남대학교 전자공학과)
박성모 (전남대학교 컴퓨터공학과)
Publication Information
Journal of the Institute of Electronics Engineers of Korea CI / v.40, no.2, 2003 , pp. 17-25 More about this Journal
Abstract
In this paper, a processor architecture is proposed based on the state space implementation technique for real time processing of 2-D discrete wavelet transform(DWT). It conducts 2-D DWT operations in consideration of row and column direction simultaneously, thus can reduce latency due to memory access for storing intermediate results. It is a VLSI architecture suitable for real time processing. The proposed architecture includes only four multipliers and four adders, and NK-N internal memory storage, where K denotes the length of filter. It has a small hardware complexity. Therefore it is very suitable architecture for real time, embedded applications such as web camera server. Since the processor is easily extended to array structure, it can be applied to various image processing applications.
Keywords
2-D DWT; state space; processor architecture; hardware complexity; real time;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Chu Yu and Sao Jie Chen, 'VLSI Implementation of 2 D Discrete Wavelet Transform for Real Time Video Signal Processing', IEEE Trans. Consumer Electronics, Vol. 43, No. 4, November 1997   DOI   ScienceOn
2 A. Grzeszczak, et al., 'VLSI Implementation of Discrete Wavelet Transform', IEEE Trans. on VLSI Systems, Vol. 4, No. 4, pp. 421-433, Dec 1996   DOI   ScienceOn
3 M. Vishwanath, R. M. Owens, 'VLSI Architectures for the Discrete Wavelet Transforms', IEEE Trans. on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, Vol. 42, No. 5, pp. 305-316, May 1995   DOI   ScienceOn
4 C. Chakrabarti and M. Vishwanath, 'Efficient realization of the discrete and continous wavelet transforms: form single chip implementations to mappings on SIMD array computers', IEEE Trans. Signal Processing, Vol. 43, No. 3, pp. 759-771, Mar. 1995   DOI   ScienceOn
5 반성범, 박래홍, 지용, '2차원 이산 웨이브렛 변환을 위한 효율적인 VLSI 구조', 대한 전자공학회 논문지, 제 37권 SP편, 제1호, pp. 59-68, 2000. 1
6 I. S. Abu khater, A. Bellaouar, and M. I. Elmasry, 'Circuit Techniques for CMOS Low-Power High Performance Multipliers', IEEE Journal of Solid State Circuits, Vol. 3 1, No. 10, pp. 1535-1546, October 1996   DOI   ScienceOn
7 M. Ferretti, D. Rizzo, 'A Parallel Architecture for the 2 D Discrete Wavelet Transform with Integer Lifting Scheme', Journal of VLSI Signal Processing, Vol. 28, pp. 165-185, 2001   DOI   ScienceOn
8 S. M. Park, et al., 'A novel VLSI architecture for the real time implementation of 2 D signal processing systems', Proc. of Int. Conf. on Computer Design : VLSI in Computers and Processors, pp. 582-585, 1988   DOI
9 Winser E. Alexander, et al. 'Parallel Image Processing with the Block Data Parallel Architecture', Proc. of the IEEE, Vol. 84, No. 7, pp. 947-968, July 1996   DOI   ScienceOn