1 |
S.-H. Cho, H.-D. Lee, K.-D. Kim, S.-T. Ryu, J.-K. Kwon, "Dual mode VCO gain topology for reducing in-band noise and reference spur of PLL in 65nm CMOS" Electronics Letters 4th March 2010 Vol.46 No.5.
|
2 |
A. Aktas and M. Ismail, "CMOS PLL calibration techniques," IEEE Circuits Dev. Mag., vol. 20, no. 5, pp. 6-11, Sep./Oct. 2004.
DOI
ScienceOn
|
3 |
H.-I. Lee, J.-K. Cho, K.-S. Lee, I.-C. Hwang, T.-W. Ahn, K.-S. Nah and B.-H. Park, "A fractional-N frequency synthesizer using a wide band integrated VCO and a fast AFC technique for GSM/GPRS/WCDM applications," IEEE J. Solid-State Circuits, vol.39, pp.1164-1169, Jul. 2004.
DOI
|
4 |
J. S. Shin, H. C. Shin, "A fast and high-precision VCO frequency calibration technique for wide band fractional-N frequency synthesizers, IEEE T. Circuits and System-I: Regular Papers, vol.57, no.7, July 2010.
|
5 |
Ting Wu, Pavan Kumar Hanumolu, Kartikeya Mayaram,, Un-Ku Moon, "A 4.2GHz PLL Frequency Synthesizer with an Adaptively Tuned Coarse Loop", IEEE 2007 Custom Integrated Circuits Conference(CICC), pp. 547-550.
|
6 |
최영식, 오정대, 최혁환, "자기잡음제거 전압제어발진기를 이용한 위상고정루프", 대한전자공학회 논문지-TC 제 47권, 제 8호, 47쪽-52쪽, 2010년 8월.
|
7 |
송윤귀, 최영식, 류지구, "다중 전하 펌프를 이용한 고속 위상고정루프", 대한전자공학회 논문지-SD 제 41권, 제 1호, 71쪽-77쪽, 2009. 2.
|