A 5-Gb/s CMOS Optical Receiver with Regulated-Cascode Input Stage for 1.2V Supply
![]() |
Tak, Ji-Young
(Department of Electronics Eng., Ewha Womans University)
Kim, Hye-Won (Department of Electronics Eng., Ewha Womans University) Shin, Ji-Hye (Department of Electronics Eng., Ewha Womans University) Lee, Jin-Ju (Department of Electronics Eng., Ewha Womans University) Park, Sung-Min (Department of Electronics Eng., Ewha Womans University) |
1 | T. S. -C. Kao et al., "A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization", IEEE Trans. on Circuits and Systems I, vol. 57, pp. 2844-2857, Nov. 2010. DOI |
2 | 탁지영 et al., "멀티채널 기가비트 CMOS 광 송신기 회로", 전자공학회지, 48권, SD편, 12호, 52-57 쪽, 2011년 12월. |
3 |
C. Kromer et al., "A Low-Power 20-GHz |
4 | B. Razavi, Design of Integrated Circuits for Optical Communications, Chapter 3, McGraw-Hill, New York, 2003. |
5 | S. M. Park and H. -J. Yoo, "1.25-Gb/s Regulated Cascode CMOS Transimpedance Amplifier For Gigabit Ethernet Application", IEEE J. of Solid-State Circuits, Vol. 39, No.1, pp.112-121, Jan. 2004. DOI ScienceOn |
6 | 김영, 강진구, "광 PCB용 CMOS 광수신기 설계", 전자공학회지, 43권, SD편, 7호, 13-19쪽, 2006년 7월. |
7 | B. Analui and A. Hajimiri, "Bandwidth Enhancement for Transimpedance Amplifiers", IEEE J. of Solid-State Circuits, Vol. 39, No. 8, pp. 1263-1270, Aug. 2004. DOI |
8 | S. Shekhar et al., "Bandwidth Extension Techniques for CMOS Amplifiers", IEEE J. of Solid-State Circuits, Vol. 41, No. 11, pp. 2424-2439, Nov. 2006. DOI ScienceOn |
9 | J. Yun et al., "4Gb/s Current-Mode Optical Transceiver in 0.18um CMOS", IEEE ISSCC 2009, pp. 102-103, Feb. 2009. |
10 | J. Han et al., "A 2.5-Gb/s ESD-Protected Dual-Channel Optical Transceiver Array", IEEE Asian Solid-State Circuits Conference, pp.156-159, Nov. 2007 |
11 | W. -Z. Chen et al., "A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end" IEEE J. of Solid-State Circuits, Vol. 40, pp. 1388-1396, Jun. 2005. DOI |
![]() |