Browse > Article

A 9-b 2MS/s Cyclic Folding ADC for Battery Management Systems  

Kwon, Min-A (Dept. of Semiconductor Science, Dongguk Univ.)
Kim, Dae-Yun (Dept. of Semiconductor Science, Dongguk Univ.)
Song, Min-Kyu (Dept. of Semiconductor Science, Dongguk Univ.)
Publication Information
Abstract
A 9b MS/s CMOS cyclic folding A/D converter (ADC) for intelligent battery sensor and battery management systems is proposed. The proposed ADC structure is based on a cyclic architecture to reduce chip area and power consumption. To obtain a high speed ADC performance, further, we use a folding-interpolating structure. The prototype ADC implemented with a 0.35um 2P4M n-well CMOS process shows a measured INL and DNL of maximum 1.5LSB and 1.0LSB, respectively. The ADC demonstrates a maximum SNDR and SFDR of 48dB and 60dB, respectively, and the power consumption is about 110mW at 2MS/s and 3.3V. The occupied active die area is $10mm^2$.
Keywords
ADC; BMS;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 양일석, 김종대, 장문규 "친환경 절전형 전력반도체 기술" 전자통신동향분석 제 24권 제 6호, pp. 1-11, 2009년 12월
2 김영주, 채희성, 구용서, 임신일, 이승훈 "마이크로 전자 기계 시스템 응용을 위한 12비트 200KHz 0.52mA0.47mm2 알고리즈믹 A/D 변환기" 대한전자공학회 논문지, 43권, SD 편, 제11호, pp. 48-57, 2006년 11월
3 이명한, 김용우, 이승훈 "유비쿼터스 환경에서의 센서 인터페이스를 위한 12비트 1KS/s 65uA 0.35um CMOS 알고리즈믹 A/D 변환기" 대한전자공학회 논문지 제 45권 SD 편 제 3호 pp.69-76, 2008년 3월
4 김대윤 외, "Offset Self-Calibration 기법을 적용한 1.2V 7-bit 800MSPS folding-Interpolation A/D 변환기의 설계," 대한전자공학회논문지, 제47권 SD 편, 제3호, pp. 18-27, 2010년 3월
5 Myung-Jun Choe and Band-Sup Song and Kantilal Bacrania, "An 8-b 100-MSample/s CMOS Pipelined Folding ADC," in Proc. of IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 184-194, Feb. 2001   DOI   ScienceOn
6 K. Bacrania, "Digital error correction to increase speed of successive approximation," in International Solid State Circuits Conference, pp. 140-141, Feb. 1986
7 L. M. Devito, "High-speed voltage-to-frequency converter." U. S. patent Number 4,839,653, June 1989