Browse > Article

Clocked Low Power Rail-to-Rail Sense Amplifier for Ternary Content Addressable Memory (TCAM) Application  

Ahn, Sang-Wook (Department of Electronics and Communication Engineering, Hanyang Univ.)
Jung, Chang-Min (Department of Electronics and Communication Engineering, Hanyang Univ.)
Lim, Chul-Seung (Department of Electronics and Communication Engineering, Hanyang Univ.)
Lee, Soon-Young (Department of Electronics and Communication Engineering, Hanyang Univ.)
Baeg, Sang-Hyeon (Department of Electronics and Communication Engineering, Hanyang Univ.)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.49, no.2, 2012 , pp. 39-46 More about this Journal
Abstract
The newly designed sense amplifier in this paper has rail-to-rail input range achieving low power consumption. Reducing static power consumption generated due to DC path to ground is key element for low power consumption in this paper. The proposed sense amplifier performs power-saving operation using negative feedback circuit that controls the current flow with the newly added PMOS input terminal. As a simulation result, the proposed sense amplifier consumed about over 50 % efficiency of the average power consumed by the typical Rail-to-Rail sense amplifier.
Keywords
Low power; Rail-to-Rail; Sense Amplifier;
Citations & Related Records
연도 인용수 순위
  • Reference
1 C. H. Shin, K. S. Cho, Y. S. Lee, J. H. Lee, K. S. Sohn, O. K. Kwon, "Color STN (CSTN) LCD Driver Integrated Circuit with Sense Amplifier of Non-Volatile Memory," JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol. 6, No. 2, 2006, pp,87-89 .
2 박용식, 길규현, 송윤흡, "High-Speed Sense Amplifier를 위한 Positive Feedback회로 설계," 대한전자공학회 하계학술대회, 제33권, 제1호, 2010.
3 H. B. Kang, S. K. Hong, H. Y. Chang, H. C. Park, N. K. Park, M. Y. Sung, J. H. Ahn, and S. J. Hong, "A Sense Amplifier Scheme with Offset Cancellation for Giga-bit DRAM," JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol. 7, No. 2, 2007, pp.67-75.   DOI   ScienceOn
4 K. Pagiatzis, and A. Sheikholeslami, "Content-Addressable Memory(CAM) Circuits and Architectures: A Tutorial and Survey," IEEE J. of Solid-State Circuits, vol. 41, no. 3, March 2006.
5 S. Baeg, "Low Power Ternary Content- Addressable Memories (TCAM) Design Using Segmented Match-Line," IEEE Transactions on CAS-I: Regular Paper, Vol. 55, No. 6, JULY 2008, pp.1485-1493
6 T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture," IEEE J. Solid-State Circuits, Vol. 28, Apr. 1993, pp.523-527,   DOI   ScienceOn
7 R. Jacob Baker, "CMOS Circuit Design, Layout and Simulation" 2nd edition John Wiley Sons Inc., 2005, pp.454-456
8 B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, "Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier", IEEE J. Solid-State Circuits, Vol. 39, No. 6, July 2004., pp.1148-1151   DOI