1 |
K. Shi and D. Howard, "Challenges in sleep transistor design and implementation in low-power designs," in Proc. IEEE Design Automation Conf., pp. 113-116, July 2006.
|
2 |
M. Anis, S. Areibi and M. Elmasry, "Design and optimization of multi-threshold CMOS (MTCMOS) circuits," IEEE Tran. on CAD of Integrated Circuits and Systems, Vol. 22, No. 10, pp. 1324-1242, Oct. 2003.
DOI
ScienceOn
|
3 |
H. W. Lee, H. J. Lee, J. K. Woo, W. Y. Shin, S. Kim, "Power-gating structure with virtual power-rail monitoring mechanism," Journal of Semiconductor Technology and Science, Vol. 8 No. 2, pp. 110-181, June 2008.
|
4 |
호원준, 한인식, 이희덕, "새로운 BEOL 공정을 이용한 NBTI 수명시간 개선," 전자공학회논문지 SD 편, 제43권, 제3호, pp. 197-202, 2006.3.
|
5 |
J. W. McPherson, "Reliability challenges for 45nm and beyond," Proc. of IEEE Design Automation Conf., pp. 176-181, July 2006.
|
6 |
X. Li, J. Qin, J. B. Bernstein, "Compact modeling of MOSFET wearout mechanisms for circuitreliability simul ation," IEEE Trans. on Device and Materials Reliability, Vol. 8, Issue 1, pp. 98-121, March 2008.
DOI
|
7 |
한인식, 지희환, 김경민, 주한수, 김용구, 왕진석, "Nano CMOSFET에서 Channel Stress가 소자에 미치는 영향 분석," 대한전자공학회 논문지-SD, 제 43권 제3호, pp. 1-8, 2006년 3월.
|
8 |
A. Calimera, E. Macii, M. Poncino, "NBTI-aware clustered power gating," ACM Transactions on Design Automation of Electronic Systems, Vol. 16, Issue 1, pp. 1-25, Nov. 2010.
|
9 |
A. Sinkar, N. S. Kim, "Analyzing and minimizing effects of temperature variation and NBTI on active leakage power of power-gated circuits," IEEE ISQED, pp. 791-796, March 2010.
|
10 |
K. Wu, D. Marculescu, M. Lee, S. Chang, "Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits," IEEE ISLPED, pp. 139-144, Aug. 2011.
|
11 |
A. Calimera, E. Macii, M. Poncino, "NBTIaware sleep transistor design for reliable power-gating," GLSVLSI, pp. 333-338, May 2009.
|
12 |
S. Bhardwaj, W. Wang, R. Vattikonda, et. al., "Predictive modeling of the NBTI effect for reliability," IEEE Proc. of CICC Conf., pp. 189-192, Sept. 2006.
|
13 |
P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, et. al., "90nm low leakage SoC design techniques for wireless applications," Proc. of IEEE Int. Solid-State Circuits Conf., pp. 138-139, Feb. 2006.
|