Effects of Device Layout On The Performances of N-channel MuGFET |
Lee, Sung-Min
(Department of Electronics Engineering, University of Incheon)
Kim, Jin-Young (Department of Electronics Engineering, University of Incheon) Yu, Chong-Gun (Department of Electronics Engineering, University of Incheon) Park, Jong-Tae (Department of Electronics Engineering, University of Incheon) |
1 | C.W. Lee, A. Afzalian, I. Ferain, R. Yan, N. Dehdashti, K.Y. Byun, C. Colinge, W. Xiong and J.P. Colinge, Comparison of different surface orientation in narrow fin MuGFETs, Microelectronics Eng. vol. 86, pp.2381-2384. 2009. DOI ScienceOn |
2 | P. Patruno, M. Kostrzewa, K. Landry, W. Xiong, C.R. Cleavelin, C.H. Hsu, M. Ma, J. P. Colinge, "Study of fin profiles and MuGFETs built on SOI wafer with a Nitride-Oxide Buried Layer (NOx-BL) as the buried insulator layer," Proc. of IEEE Int. SOI conf. 2007, pp.51-52 |
3 | J. kedzierski, D.M. fried, E.J. Nowak, T. kanarsky, J.H. Rankin, H.Hannafi, et, al, "High performance symmetric-gate and CMO-Scompatible Vt asymmetric-gate FinFET devices," Tech. Dig. of IEDM, pp.437-440, 2001. |
4 | Jong Tae Park, and Jean P. Colinge, "Multiple gate SOI MOSFETs :Device design guidelines," IEEE Trans. Electron Device, vol. 49, no12, pp. 2222-2228, 2002. DOI ScienceOn |
5 | Navab Singh, Kavitha D. Buddharaju, S.K. Manas, A. Agarwal, Subhash C. Rustagi, G.Q. Lo, N. Balasubramanian, and Dim-Lee Kwong, "Si SiGe Nanowire devices by top-down technology and their applications," IEEE Trans. Electron Devices, vol.55, no.11, pp. 3107-3118, 2008. DOI |
6 | S.D. Suk, K.H. Yeo, K.H. Cho, M. Li, Y.Y. Yeoh, S.Y. Lee, S.M. Kim, E.J. Yoon, M.S. Kim, C.W. Oh, S.H. Kim, D.W. Kim, and D. Park, "High-performance twinsilicon nanowire MOSFET (TSNWFET) on bulk Si wafer," IEEE Trans. Nanotechnology, vol.7, no.2, pp.181-184, 2008. DOI |
7 | Jong Tae Park, J.P. Colinge, and C.H. Diaz, "Pi-Gate SOI MOSFET," IEEE Electron Device Lett., vol. 22, no. 8, pp. 405-406, 2001. DOI |
8 | J.P. Colinge, FinFETs and other Multi-gate Transistors, Springer, 2007. |
9 | C.W. Lee, A. Afzalian, R.Yan, N.D. Akhavan, W. Xiong, and J.P. Colinge, "Drain breakdown voltage in MuGFETs: influence of physical parameters, IEEE Trans Electron Devices vol.55, no.12, pp.3503-3506, 2008. DOI |
10 | Y.K. Choi, D.W. Ha, E. Snow, J. Bokor, and T. J. King, "Reliability study of CMOS FinFETs," Tech. Dig. of IEDM 2003, pp.177-180 |
11 | T. H. Kim, C.G. Yu, and J.T. Park,"Concurrent NBTI and hot carrier degradation in p-channel MuGFETs,"IEEE Electron Dev. Letters, vol.32, no.3, pp.625-627, 2011. |
12 | S.S. Chung, Y.R. Liu, S.J. Lai, Y.C. Liu, D.F. Chen, H.S. Lim, W.T. Shiau, C.T. Tsai, S.C. Chien, and S.W. Sun, "A new insight into the degradation mechanism of various mobility-enhanced CMOS device with different substrate engineering," Tech. Digest of IEDM 2005, pp.559-562 |
13 | S. Maeda, J.A. Choi, J.H. Yang, Y.S. Jin, S.K. Bae, Y.W. Kim, and K.P. Suh, "Negative bias temperature instability in Triple Gate Transistors," in Proc. IEEE Int. Rel. Phys. Sym., 2004, pp.8-12 |