Browse > Article

A Design of AXI hybrid on-chip Bus Architecture for the Interconnection of MPSoC  

Lee, Kyung-Ho (Department of Computer Engineering, Kwangwoon University)
Kong, Jin-Hyeung (Department of Computer Engineering, Kwangwoon University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.48, no.8, 2011 , pp. 33-44 More about this Journal
Abstract
In this paper, we presents a hybrid on-chip bus architecture based on the AMBA 3.0 AXI protocol for MPSoC with high performance and low power. Among AXI channels, data channels with a lot of traffic are designed by crossbar-switch architecture for massively parallel processing. On the other hand, addressing and write-response channels having a few of traffic is handled by shared-bus architecture due to the overheads of (areas, interconnection wires and power consumption) reduction. In experiments, the comparisons are carried out in terms of time, space and power domains for the verification of proposed hybrid on-chip bus architecture. For $16{\times}16$ bus configuration, the hybrid on-chip bus architecture has almost similar performance in time domain with respect to crossbar on-chip bus architecture, as the masters's latency is differenced about 9% and the total execution time is only about 4%. Furthermore, the hybrid on-chip bus architecture is very effective on the overhead reduction, such as it reduced about 47% of areas, and about 52% of interconnection wires, as well as about 66% of dynamic power consumption. Thus, the presented hybrid on-chip bus architecture is shown to be very effective for the MPSoC interconnection design aiming at high performance and low power.
Keywords
AXI; MPSoC; Hybrid bus; Interconnect architecture; On-chip bus;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 S.Pasricha, N.Dutt, M.Ben-Romdhane, "Constraint-Driven Bus Matrix Synthesis for MPSoC", Proc. ASPDAC, 2006.
2 S. Pasricha, N.D. Dutt, M. Ben-Romdhane, "BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC", Computer-Aided Design of Integrated Circuites and Systems, IEEE Trans. Vol. 26. pp. 1454-1464. 2007.   DOI
3 S. Kim, S. Ha, "Fast and Accurate Performance Estimation of Bus Matrix for Multi-Processor System-on-Chip(MPSoC)", Journal of KIISE, Vol. 35(11), pp. 527-539, December 2008.
4 이상택, 전민제, 정의영, "주소 버스 공유를 통한 AXI 크로스바 스위치의 면적 및 전력 소모 감소", 제16회 한국반도체학술대회, Feb. 2009
5 M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, "Analyzing on-chip communication in a MPSoC environment", Design, Automation and Test in Europe Conference and Exhibition, Proc. Vol.2, pp. 752-757, 2004.
6 F. Dumitrascu, I. Bacivarov, L. Pieralisi, M. Bonaciu, A.A. Jerraya, "Flexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application", Design, Automation and Test in Europe, DATE '06. Proc. Vol. 2, 2006.
7 ARM, "AMBA AXI Protocol", June 2003.
8 Terry Tao Ye, LUCA BENINI, Giovanni De Micheli, "Packetized On-Chip Interconnect Communication Analysis for MPSoC" Proceeding of the DATE, Messe Munich, Germany, pp. 344-349, 2003.
9 M. Nakajima et al., "A 400 MHz 32b embedded microprocessor core AM34-1 with 4.0 GB/s cross-bar bus switch for SoC,", in Proc. ISSCC, 2002, pp. 274-504.
10 Xinping Zhu, Sharad Malik, "A Hierachical Modeling Framework for On-Chip Communication Architectures" Proceeding of ICCAD, San Jose, California, pp. 663-670, 2002.