1 |
Chong Chin Hui, "2-Metal-Layer Interposer for High-Speed Devices," Electronics Packaging Technology Conference, pp. 311-316, 2009.
|
2 |
J. Fang, D. Xue, and Y. Chen, "Effects of losses in power planes in the simulation of simultaneous switching noise," Electrical Performance of Electronic Packaging, pp. 110-112, 1994.
|
3 |
Jun Chen and Lei He, "Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 4, pp. 734-738, 2007.
DOI
|
4 |
Jongjoo Lee, Taejoo Hwang, Sungho Mun, Soonyong Hur, Tae-Gyeong Chung, and Younghee Song, "High-performance Substrate Design for DRAM Flip-chip Interconnection using Etch-back Process," Electronic Components and Technology Conference, pp. 323-328, 2007.
|
5 |
Jun So Pak, Chunghyun Ryu, Jaemin Kim, Yujeong Shim, Gawon Kim, and Joungho Kim, "Wideband low power distribution network impedance of high chip density package using 3-D stacked through silicon vias," Asia-Pacific Symposium on Electromagnetic Compatibility, pp. 351-354, 2008.
|
6 |
류순걸, 어영선, 심종인, "고속/고밀도 VLSI 회로의 공진현상을 감소시키기 위한 효율적인 파워/그라운드 네트워크 설계," 전자공학회논문지-SD, 제43권 제7호, 29-37쪽, 2006년.
|
7 |
권종화, 곽상일, 심동욱, 윤재훈 "고속 시스템의 다층 PCB 구조에서 광대역 SSN 억제를 위한 삼각형태의 EBG 단위셀 구조 설계," 대한전자공학회 하계종합학술대회, 163-164쪽, 2009년.
|
8 |
Ralf Schmitt, Joong-Ho Kim, Dan Oh, and Chuck Yuan, "Power Delivery Design for 800MHz DDR2 Memory Systems in Low-Cost Wire-Bond Packages," Electronic Components and Technology Conference, pp. 222-228, 2006.
|
9 |
M. Swaminathan, J. Kim, I. Novak, and J. P. Libous "Power Distribution Networks for System-on-Package: Status and Challenges," IEEE Trans. Advanced Packaging, Vol. 27, No. 2, pp. 286-230, 2004.
DOI
ScienceOn
|