A 10b 50MS/s Low-Power Skinny-Type 0.13um CMOS ADC for CIS Applications
![]() |
Song, Jung-Eun
(Dept. of Electronic Engineering, Sogang University)
Hwang, Dong-Hyun (Dept. of Electronic Engineering, Sogang University) Hwang, Won-Seok (Hynix Semiconductor) Kim, Kwang-Soo (Sogang Institute of Advanced Technology, Sogang University) Lee, Seung-Hoon (Dept. of Electronic Engineering, Sogang University) |
1 | B. G. Lee and R. M. Tsang, "A 10-bit 50-MS/s pipelined ADC with capacitor-sharing and variable-gm Opamp," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 883-890, Mar. 2007. |
2 | S. Ryu, B. Song and K. Bacrania, "A 10-bit 50-MS/s pipelined ADC with Op amp current reuse," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 475-485, Mar. 2007. DOI |
3 | 박승재, 구병우, 이승훈, "저전력 모바일 응용을 위한 12비트 100MS/s 1V 24mW 0.13um CMOS A/D 변환기," 전자공학회논문지, 제47권 SD편, 제8호, 56-63쪽, 2010년 8월 |
4 | P. Y. Wu, V. S. Cheung, and H. C. Luong, "A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 730-738, Apr. 2007. DOI |
5 | Y. J. Kim, K. H. Lee, M. H. Lee, and S. H. Lee, "A 0.31pJ/conversion-step 12-bit 100MS/s 0.13um CMOS A/D converter for 3G communication system," IEICE Trans. on Electronics, vol. E92-C, no. 9, pp. 1194-1200, Sept. 2009. DOI ScienceOn |
6 | Y. J. Cho, et al., "An 8b 220MS/s 0.25um CMOS pipeline ADC with on-chip RC-filter based voltage references," in Proc. Asia-Pacific Advanced System Integrated Circuits conf., pp. 90-93, Aug. 2004. |
7 | P. Confalonieri, et al., "A 2.7mW 1MSps 10b analog-to-digital converter with built-in reference buffer and 1LSB accuracy programmable input ranges," in Proc. Eur. Solid-State Circuits Conf., pp. 255-258, Sept. 2004. |
8 | M. G. Kim, et al., "An 8mW 10b 50MS/s pipelined ADC using 25dB opamp," in Proc. Asian Solid-State Circuits Conf., pp. 49-52, Nov. 2008. |
9 | H. C. Choi, et al., "A 15mW 0.2mm2 10b 50MS/s ADC with wide input range," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 842-851, Feb. 2006. |
10 | T. Oshima, T. Takahashi and T. Yamawaki, "23-mW 50-MS/s 10-bit pipeline A/D converter with nonlinear LMS foreground calibration," in Proc. ISCAS, pp. 960-963, June 2009. |
11 | B. Vaz, J. Goes and N. Paulino, "A 1.5-V 10-b 50MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency," in Symp. VLSI Circuits Dig. Tech. Papers, pp. 17-19, Oct. 2004. |
12 | I. Ahmed, J. Mulder and D. Johns, "A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18um CMOS using capacitive charge-pumps," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 164-165, Feb. 2009. |
13 | E. R. Fossum, "CMOS image sensors: Electronic camera-on-a-chip," IEEE Trans. Electron Devices, vol. 44, no. 10, pp. 1689-1698, Oct. 1997. DOI ScienceOn |
14 | A. Fish, S. Hamami, and O. Yadid-Pecht, "CMOS image sensors with self-powered generation capability," IEEE Trans. Circuit Syst. II , vol. 53, no. 11, pp. 1210-1214, Nov. 2006. DOI |
15 | A. Belenky, A. Fish, A. Spivak and O. Yadid-Pecht, "Global shutter CMOS image sensor with wide dynamic range," IEEE Trans. Circuits Syst. II , vol. 54, no. 12, pp. 1032-1036, Dec. 2007 |
16 | S. Yoshihara, et al., "A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS image sensor with seamless mode change," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2998-3006, Dec. 2006. DOI |
17 | S. Kawahito, et al., "A CMOS image sensor integrating column-parallel cyclic ADCs with on-chip digital error correction circuits," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 56-57, Feb. 2008. |
18 | G. Strom, et al., "Extended dynamic range from a combined linear-logarithmic CMOS image sensor," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2095-2106, Sep. 2006. DOI ScienceOn |
![]() |