1 |
Wireless MAC and PHY Specifications for High Rate WPANs, IEEE Std. 802.15.3c, 2009.
|
2 |
Duho Kim, Kwang-chun Choi, Young-Kwang Seo, Hyunchin Kim, and Woo-young Choi, "A 622-Mb/s mixed-mode BPSK demodulator using a half-rate bang-bang phase detector," IEEE Journal of Solid-State Circuits, vol. 43, issue 10, pp. 2284-2292, Oct. 2008.
|
3 |
Kwang-Chun Choi, Duho Kim, Minsu Ko and Woo-Young Choi, "1-Gb/s mixed-mode BPSK demodulator using a half-rate linear phase detector for 60-GHz wireless PAN applications," IEEE ASSCC proceedings of Technical Papers, pp. 357-360, Nov. 2008.
|
4 |
Jri Lee and Behzad Razavi, "A 40-Gb/s clock and data recovery circuit in CMOS technology," IEEE Journal of Solid-State Circuits, vol. 38, issue 12, pp. 2181-2190, Dec. 2003.
DOI
ScienceOn
|
5 |
Stefanos Sidiropoulos and Mark A. Horowitz, "A Semidigital Dual Delay-Locked Loop," IEEE Journal of Solid State Circuit, Vol 37, No. 11, pp. 1683-1692, Nov. 1997.
|
6 |
Jonathan E. Rogers and John R. Long, "A 10-Gb/s CDR/DEMUX With LC Delay Line VCO in 0.18-?m CMOS," IEEE Journal of Solid State Circuit, Vol 37, No. 12, pp. 1781-1789, Dec. 2002.
DOI
ScienceOn
|