Browse > Article

A Codeword Generation Technique to Reduce Dynamic Power Consumption in Tightly Coupled Transmission Lines  

Lim, Jae-Ho (School of Computer Science, Soongsil University)
Kim, Deok-Min (School of Computer Science, Soongsil University)
Kim, Seok-Yoon (School of Computer Science, Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.48, no.11, 2011 , pp. 9-17 More about this Journal
Abstract
As semiconductor process rapidly developed, the density of chips becomes higher and the space between adjacent lines narrows smaller. This trend increases the capacitance and inductance in interconnects and the coupling-capacitance of adjacent lines grows even bigger than the self-capacitance of themselves, especially in global interconnects. Inductive and capacitive coupling observed in these phenomena may cause serious problems in signal integrity. This paper proposes a codeword generation technique using extra interconnect lines to reduce the crosstalk caused by inductive and capacitive coupling and to reduce dynamic power consumption considering probability of input data. To estimate the performance of the proposed technique, the experimental results have been obtained using FastCap, FastHenry and HSPICE, and it has been shown that the power consumption using the proposed technique has yielded approximately 15% less than the results of the previous technique.
Keywords
bus-encoding; codeword; crosstalk; dynamic power consumption;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Avnish R. Brahmbhatt, Jingyi Zhang, Qinru Qiu, Qing Wu, "Adaptive Low-Power Bus Encoding Based on Weighted Code Mapping," in Proc. IEEE International Symposium on Circuits and Systems, pp. 1739-1742, 2006.
2 여준기, 김태환, "저전력과 크로스톡 지연 제거를 위한 버스 인코딩," 정보과학회논문지 제29권 제 12호, pp. 680-686, 2002.
3 Shang-Wei Tu, Yao-Wen Chang and Jing-Yang Jou, "RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 10, pp. 2258-2264, 2006.   DOI
4 Jiun-Sheng Hwang, Shang-Wei Tu and Jing-Yang Jou, "ON-CHIP BUS ENCODING FOR LC CROSS-TLAK REDUCTION," in Proc. IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, pp. 233-236, 2005.
5 P. Subrahmanya, R. Manimegalai and V. Kamakoti, "A Bus Encoding Technique for Power and Cross-talk Minimization," in Proc. IEEE International Conference on VLSI Design, pp. 443-448, 2004.
6 Kedar Karmarkar and Spyros Tragoudas, "Scalable Codeword Generation for Coupled Buses," in Proc. Design, Automation & Test in Europe Conference & Exhibition, pp. 729-734, 2010.
7 Mahdi Moradinasab, Siamak Mehrnami and Rasul Yousefi, "A modified bus invert method for the submicron technology," in Proc. Design and Test Workshop, pp. 1-3, 2009
8 B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proc. ICCAD, pp. 57-63, 2001.
9 K. S. Sainarayanan, C. Raghunandan and M. B. Srinivas, "Delay and Power Minimization in VLSI Interconnects with Spatio-Temporal Bus-Encoding Scheme," in Proc. IEEE Computer Society Annual Symposium on VLSI, pp. 401-408, 2009
10 Kuang-Chin Cheng, Jing-Yang Jou, "Crosstalk-avoidance coding for low-power on-chip bus," in Proc. IEEE International Conference on Electronics, Circuits and Systems, pp. 1051-1054, 2008.
11 Youngsoo Shin, Soo-Ik Chae and Kiyoung Choi, "Partial Bus-Invert Coding for Power Optimization of Application-Specific Systems," IEEE Transactions on very large scale integration systems, Vol. 9 No. 2, pp. 377-383, 2001.   DOI
12 Sunpack Hong, Unni Narayanan, Ki-Seok Chung, and Taewhan Kim, "Bus-Invert Coding for Low-Power I/O - A Decomposition Approach," in Proc, 43rd IEEE Midwest Symp. on Circuits and Systems, pp. 750-753, 2000
13 Mircea R. Stan and Wayne P. Burleson, "Bus-Invert Coding for Low-Power I/O," IEEE Transactions on Large Scale Integration Systems Vol. 3, No.1, pp. 49-58, 1995.