DisplayPort 1.1a Standard Based Multiple Video Streaming Controller Design |
Jang, Ji-Hoon
(School of Electronic Engineering, Inha University)
Im, Sang-Soon (School of Electronic Engineering, Inha University) Song, Byung-Cheol (School of Electronic Engineering, Inha University) Kang, Jin-Ku (School of Electronic Engineering, Inha University) |
1 | Z. Liu and V. Kursun, "Characterization of a novel nine-transistor SRAM cell", IEEE Transactions on Very Large Scale Integration Systems, vol. 16, no. 4, April 2008. |
2 | L. Chang, R. K. Montoye, Y. Nakamura, K. A. Baston, R. J. Eickemeyer, R. H. Dennard, W. Haensch, and D. Jamsek, "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches", IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 956-963, April 2008. DOI |
3 | E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells", IEEE Journal of Solid-State Circuits, vol. 22, no. 5, pp. 748-754, October 1987. DOI |
4 | J. Wang, S. Nalam, and B. H. Calhoun, "Analyzing static and dynamic write margin for nanometer SRAMs", International Symposium on Low Power Electronics and Design, pp. 129-134, August 2008. |
5 | VESA, "VESA DisplayPort Stand version 1, Revision 1a", January 2008. |
6 | J. P. Kulkarni, K. J. Kim, and K. Roy, "A 160 mV robust schmitt trigger based subthreshold SRAM", IEEE Journal of Solid-State Circuits, vol. 42, no. 10, pp. 2303-2313, October 2007. DOI |
7 | B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation", IEEE Journal of Solid-State Circuits, vol. 42, no. 3, pp. 680-688, March 2007. DOI |