Browse > Article

4-Channel 3.2/6.4-Gbps Dual-rate Transmitter  

Kim, Du-Ho (Department of Electrical and Electronic Engineering, Yonsei University)
Choi, Woo-Young (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.47, no.7, 2010 , pp. 37-43 More about this Journal
Abstract
As the speed of A/V streaming, the transmission-speed requirement of serial link is continuously increasing. Consequently, commercial standards, which are released previously, are increasing transmission speed in their newly-updated versions. The flexibility between previous and updated versions is very important requirement, therefore, the transceiver which can operates at more than one data rate is important market demand. This paper demonstrates 4-channel 3.2/ 6.4 Gbps transmitter, which is capable of selecting 1, 1.5, 2, and 3 times of pre-emphasis and 200, 300, 400, and 600 mVdiff,p2p of output swing. The prototype chip was fabricated using $0.13{\mu}m$ CMOS process. Its performances are verified on PCB using COB packaging.
Keywords
pre-emphasis; serializer;
Citations & Related Records
연도 인용수 순위
  • Reference
1 J. Kim, et al., "A Four-Channel 3.125-Gb/s/ch CMOS Serial-Link Transceiver With a Mixed-Mode Adaptive Equalizer," IEEE Journal of Solid-State Circuits, Vol. 40, no. 2, pp. 462-471, Feb. 2005.   DOI
2 T. Beukema, et al., "A 6.4-Gbps CMOS SerDes Core With Feed-Forward and Decision-Feedback Equalization," IEEE Journal of Solid-State Circuits, Vol. 40, issue. 12, pp. 2633-2645, Dec. 2005.   DOI
3 R. Payne, et al., "A 6.25-Gbps Binary Transceiver in 0.13um CMOS for Serial Data Transmission Across High Loss Legacy Backplane Channels," IEEE Journal of Solid-State Circuits, Vol. 40, issue. 12, pp. 2646-2657, Dec. 2005.   DOI
4 E. Crain, and M. Perrott, "A numerical design approach for high speed differential resistor-loaded CMOS amplifiers," Proc. of ISCAS, Vol.5, pp. 508-511, Vancouver, British Columbia, Canada, May. 2004.
5 Jri Lee and Behzad Razavi, "A 40-Gb/s Clock and Data Recovery Circuit in 0.18-${\mu}m$ CMOS Technology," IEEE Journal of Solid-State Circuits, Vol. 38, issue 12, pp. 2181-2190, Dec.2003.   DOI   ScienceOn
6 Vishnu Balan, et al, "A 4.8-6.4-Gb/s Serial Link for Backplane Application Using Decision Feedback Equalization," IEEE Journal of Solid-State Circuits, Vol. 40, No. 9, pp. 1957-1967, Sep. 2005.   DOI
7 Hirohito Higashi, et al, "A 5-6.4-Gb/s 12-Channel Transceiver With Pre-Emphasis and Equalization," IEEE Journal of Solid-State Circuits, Vol. 40, No. 4, pp. 978-985, Apr. 2005.   DOI