1 |
W. Koh, "Memory device packaging - from leadframe packages to wafer level packages," in Proc. High Density Microsystem Design and Packaging and Component Failure Analysis, pp. 21-24, 2004.
|
2 |
G. Ramakrishna et al., "Micro-scale plasticity effects in microvia reliability analysis," in Proc. Electron. Components Technol. Conf., pp. 1304-1309, 2002.
|
3 |
Samsung 1Gb DDR2 SDRAM datasheet, input/output capacitance, www.samsung.com.
|
4 |
C. T. Tsai, "Package inductance characterization at high frequencies," IEEE Trans. Components, Packaging and Manufacturing Technology, Part B, Vol. 17, no. 2, pp. 175-181, 1994.
DOI
ScienceOn
|
5 |
W. J. Bernard and S. M. Florio, "Anodic Oxide Growth on Aluminum in the Presence of a Thin Thermal Oxide Layer," J. Electrochem. Soc., Vol. 134, pp. 1205-1211, 1987.
DOI
ScienceOn
|
6 |
Y. Eo and W. R. Eisenstadti, "High-speed VLSI interconnect modeling based on S-parameter measurements," IEEE Trans. Components, Packaging and Manufacturing Technology, Vol. 16, no. 5, pp. 555-562, 1993.
|
7 |
C. K. Yew et al., "Board on chip-ball grid array (BOC-BGATM) package - A new design for high frequency application (package design and reliability)," in Proc. Electron. Components Technol. Conf., pp. 353-357, 1997.
|
8 |
S. H. Jeong and K. H. Lee, "Field emission properties of low-density carbon nanotubes prepared on anodic aluminum-oxide template," Journal of the Korean Physical Society, Vol. 45, no. 2, pp. 252-255, 2004.
|
9 |
H. Pan et al., "Electrical-bridge model on the self-organized growth of nanopores in anodized alumina oxide," IEEE Trans. Nanotechnol., Vol. 3, no. 4, pp. 462-467, 2004.
DOI
ScienceOn
|
10 |
J. Jeong et al., "Electrical characterization of ball grid array packages from S-parameter measurements below 500 MHz," IEEE Trans. Adv. Packag., Vol. 22, no. 3, pp. 343-347, 1999.
DOI
ScienceOn
|
11 |
J. Zhao, J. Zhang, and J. Fang, "Effects of power/ground via distribution on the power/ground performance of C4/BGA packages," in Proc. Electrical Performance of Electronic Packaging, pp. 177-180, 1998.
|
12 |
F. X. Che and J. E. Luan, "Effect of microstructure design on reliability of FBGA lead-free solder joints," in Proc. Microelectronics and Packaging Conference, pp. 1-6, 2009.
|