Browse > Article

A Design of PLL and Spread Spectrum Clock Generator for 2.7Gbps/1.62Gbps DisplayPort Transmitter  

Kim, Young-Shin (Department of Electronic Engineering, Konkuk University)
Kim, Seong-Geun (Department of Electronic Engineering, Konkuk University)
Pu, Young-Gun (Department of Electronic Engineering, Konkuk University)
Hur, Jeong (Department of Electronic Engineering, Konkuk University)
Lee, Kang-Yoon (Department of Electronic Engineering, Konkuk University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.47, no.2, 2010 , pp. 21-31 More about this Journal
Abstract
This paper presents a design of PLL and SSCG for reducing the EMI effect at the electronic machinery and tools for DisplayPort application. This system is composed of the essential element of PLL and Charge-Pump2 and Reference Clock Divider to implement the SSCG operation. In this paper, 270MHz/162MHz dual-mode PLL that can provide 10-phase and 1.35GHz/810MHz PLL that can reduce the jitter are designed for 2.7Gbps/162Gbps DisplayPort application. The jitter can be reduced drastically by combining 270MHz/162MHz PLL with 2-stage 5 to 1 serializer and 1.35GHz PLL with 2 to 1 serializer. This paper propose the frequency divider topology which can share the divider between modes and guarantee the 50% duty ratio. And, the output current mismatch can be reduced by using the proposed charge-pump topology. It is implemented using 0.13 um CMOS process and die areas of 270MHz/162MHz PLL and 1.35GHz/810MHz PLL are $650um\;{\times}\;500um$ and $600um\;{\times}\;500um$, respectively. The VCO tuning range of 270 MHz/162 MHz PLL is 330 MHz and the phase noise is -114 dBc/Hz at 1 MHz offset. The measured SSCG down spread amplitude is 0.5% and modulation frequency is 31kHz. The total power consumption is 48mW.
Keywords
PLL; DisplayPort; SSCG; Multi-Phase; CMOS;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Kang-Yoon Lee et al., 'A Wide Frequency Range Delay-Locked Loop Using Muti-Phase Frequency Detection Technique,' IEICE Transaction on Electronics, Vol. E88-C, No.9, pp. 1900-1902, Sep. 2005   DOI
2 Yao-Huang Kao; Yi-Bin Hsieh, 'A Fully Integrated Spread Spectrum Clock Generator Using a Dual-Path Loop Filter', Circuits and Systems, 2006. MWSCAS '06. 49th IEEE International Midwest Symposium on, Volume 2, 6-9, pp.7-10, Aug. 2006   DOI
3 VESA Display Port Standard Version 1, Revision 1a January 11, 2008.
4 Mekky, R.H.; Dessouky, M., 'Design of a low-mismatch gain-boosting charge pump for phase-locked loops', Microelectronics, 2007. ICM 2007. Internatonal Conference on, 29-31, pp.321-324, Dec. 2007   DOI
5 Hsiang-Hui Chang, I-Hui Hua, Shen-Iuan Liu, 'A Spread-Spectrum Clock Generator With Triangular Modulation,' IEEE J. Solid-State Circuits, vol. 38, pp.673-676, APRIL 2003   DOI   ScienceOn
6 Kang-Yoon Lee et al., ' Full-CMOS 2-GHz WCDMA Direct Conversion Transmitter and Receiver,' IEEE Journal of Solid-State Circuits, Vol. 38, No.1, pp. 43-53, Jan 2003   DOI   ScienceOn
7 Young-Shig Choi; Dae-Hyun Han, 'Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop', Circuits and Systems II: Express Briefs, IEEE Transactions on, 29-31 pp.321-324 Dec. 2007
8 Chao-Chyun Chen, Sheng-Chou Lee, Shen-Juan Liu, 'A spread-spectrum clock generator using a capacitor multiplication technique', Emerging Information Technology Conference, pp.15-16 Aug. 2005   DOI
9 Kang-Yoon Lee, Hyunchul Ku, YoungBeom Kim, 'A Fast Switching Low Phase Noise CMOS Frequency Synthesizer with a New Coarse Tuning Method for PHS Application', IEICE Transaction on Electronics, Vol. E89-C, No. 3, pp.420-428, Mar 2006   DOI
10 Kang-Yoon Lee et al., 'A single-chip 2.4GHz direct-conversion CMOS transceiver with GFSK modem for Bluetooth application,' Symposium On VLSI Circuits Conference, pp. 245-246, June. 2001   DOI
11 Kang-Yoon Lee et al., 'Comparison Frequency Doubling and Charge Pump Matching Techniques for Dual-Band Fractional-N Frequency Synthesizer,' IEEE Journal of Solid-State Circuits, Vol. 40, No.11, pp. 2228-2236, Nov. 2005
12 Yao-Huang Kao; Yi-Bin Hsieh, 'A Low-Power and High-Precision Spread Spectrum Clock Generator for Serial Advanced Technology Attachment Applications Using Two-Point Modulation', Electromagnetic Compatibility, IEEE Transactions on, Volume 51, Issue 2, pp.245-254, May 2009   DOI   ScienceOn
13 Kang-Yoon Lee et al., 'Full-CMOS 2.4GHz Wideband CDMA Transmitter and Receiver with Direct Conversion Mixers and DC-Offset Cancellation,' Symposium On VLSI Circuits Conference, pp. 7-10, June. 2001   DOI