1 |
M. Jun, S. Yoo, and E. Chung, "Mixed Integer Linear Programming-based Optimal Topology Synthesis of Cascaded Crossbar Switches," Proc. ASPDAC, pp.583-588, 2008.
|
2 |
H. Lee, Y. Lee, "An Efficient Data-Reuse Deblocking Filter Algorithm for H.264/AVC," IEEK journal Vol.44, No.6, pp30-35, Nov. 2007.
|
3 |
R. Lu, A. Cao and C. Koh, "SAMBA-Bus : A High Performance Bus Architecture for System-on-Chips," IEEE Transaction on VLSI Systems, Vol.15, No.1, pp. 69-79, Jan. 2007.
|
4 |
IBM, Armonk, NY, "CoreConnect Bus Architecture," 1999.
|
5 |
ITU-T Rec. H.264 / ISO/IEC 11496-10, "Advanced Video Coding," Final Committee Draft, Document JVT-G050, Mar. 2003.
|
6 |
S. Pasricha, N. Dutt, "COSMECA : Co-synthesis of Memory and Communication Architectures for MPSoC," proc. DATE, pp 700-705, 2006.
|
7 |
R. Lu and C. K, "A High Performance Bus Communication Architecture through Bus Splitting," in proc. ASPDAC, pp.751-755, 2004.
|
8 |
S. Pasricha and N. Dutt. "On-Chip Communication Architectures -System on Chip Interconnect," Morgan Kaufmann. 2008.
|
9 |
E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Hamalainen, "Overview of Bus-Based System-on-Chip Interconnection," in Proc. IEEE ISCAS, pp. 372-375, 2002.
|
10 |
AMBA, Limitred, Cambridge, U.K., "AMBA Specification," 1999.
|