1 |
ARM, Limited. AMBA Specification, 1999
|
2 |
K. Lahiri, A. Raghunathan, and G. Lakshminarayana, 'The LOTTERYBUS On-Chip Communication Architecture,' IEEE Trans. VLSI Systems, vol.14, no.6, 2006
|
3 |
M. Jun, K. Bang, H. Lee and E. Chung, 'Latency-aware bus arbitration for real-time embedded systems,' IEICE Trans. Inf. & Syst., vol.E90-D, no.3, 2007
|
4 |
K. Lee and Y. Yoon, 'Architecture exploration for performance improvement of SoC chip based on AMBA system,' ICCIT, pp.739-744, 2007
|
5 |
Chiung-San Lee, 'High-Fair Bus Arbiter for Multiprocessors,' IEICE Trans. Inf. & Syst., vol.E80-D, no.1, 1997
|