Browse > Article

Proposal of a Novel Hybrid Arbitration Policy for the Effective Bus Utilization Control  

Lee, Kook-Pyo (Dept. of Electronics Engineering, Inha University)
Yoon, Yung-Sup (Dept. of Electronics Engineering, Inha University)
Publication Information
Abstract
We propose the novel Hybrid bus arbitration policy that prevents a priority monopolization presented in fixed priority and effectively assigns a priority to each master by mixing fixed priority and round-robin arbitrations. The proposed arbitration policy and the others were implemented through Verilog and mapped the design into Hynix 0.18um technology and compared about gate count and area overhead. In the results of performance analysis, we confirm that our proposed policy outperforms the others and effectively controls the bus utilization.
Keywords
arbitration; bus architecture; SoC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 ARM, Limited. AMBA Specification, 1999
2 K. Lahiri, A. Raghunathan, and G. Lakshminarayana, 'The LOTTERYBUS On-Chip Communication Architecture,' IEEE Trans. VLSI Systems, vol.14, no.6, 2006
3 M. Jun, K. Bang, H. Lee and E. Chung, 'Latency-aware bus arbitration for real-time embedded systems,' IEICE Trans. Inf. & Syst., vol.E90-D, no.3, 2007
4 K. Lee and Y. Yoon, 'Architecture exploration for performance improvement of SoC chip based on AMBA system,' ICCIT, pp.739-744, 2007
5 Chiung-San Lee, 'High-Fair Bus Arbiter for Multiprocessors,' IEICE Trans. Inf. & Syst., vol.E80-D, no.1, 1997