1 |
H. Xiao, Introduction to Semiconductor Manufacturing Technology, Prentice Hall, pp. 150-157, 2001.
|
2 |
Y. Tsividis, Operation and Modeling of the MOS Transistor (2nd edition), Oxford University Press, pp. 501-503, 1999.
|
3 |
차지용, 차준영, 정대현, 이성현, "MOSFET의 RF성능 최적화를 위한 단위 게이트 Finger 폭에 대한 및 종속데이터 분석," 대한전자공학회 논문지, 제45권 SD편, 제9호, 22-25쪽, 2008년 9월.
과학기술학회마을
|
4 |
S. Cho, H.-S. Jhon, J. H. Lee, S. H. Park, H. Shin, and B.-G. Park, "Device and Circuit Codesign Strategy for Application to Low-Noise Amplifier Based on Silicon Nanowire Metal- Oxide-Semiconductor Field Effect Transistors," Jpn. J. Appl. Phys., Part I, vol. 49, no. 4, pp. 4031-4037, Apr. 2010.
|
5 |
S. M. Sze and K. K. Ng, Physics of Semiconductor Devices (3rd edition), Wiely-Interscience, pp. 314-316, 2007.
|
6 |
유윤섭, 김한정, "공핍모드 N형 나노선 전계효과 트랜지스터의 전류 전도 모델," 전자공학회논문지-SD, 제45권, 제4호, 49-56쪽, 2008년 4월
과학기술학회마을
|
7 |
Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, pp. 153-154, 1998.
|
8 |
J. Kim, J. Lee, Y. Kwon, B.-G. Park, J. D. Lee, and H. Shin, "Extraction of Ballistic Parameters in 65 nm MOSFETs," J. Semicond. Technol. Sci., vol. 9, no. 1, pp. 55-60, Mar. 2009.
과학기술학회마을
DOI
ScienceOn
|
9 |
김지현, 손애리, 정나래, 신형순, "이차원 양자 효과를 고려한 극미세 Double-Gate MOSFET 특성 분석," 대한전자공학회논문지, 제45권 SD편, 제10호, 15-22쪽, 2008년 10월.
과학기술학회마을
|
10 |
J. Song, B. Yu, Y. Yuan, and Y, Taur, "A Review on Compact Modeling of Multiple-Gate MOSFETs," IEEE Trans. Circuits Syst. Regul. Pap., vol.56, no. 8, pp. 1858-1869, Aug. 2009.
|
11 |
International Technology Roadmap for Semiconductors (ITRS), 2009 edition, available at http://www.itrs.net/Links/2009ITRS/Home2009.htm
|
12 |
Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, pp. 158-159, 1998.
|
13 |
C.-W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi, and J.-P. Colinge, "High-Temperature Performance of Silicon Junctionless MOSFETs," IEEE Trans. Electron Devices, vol. 57, no. 3, pp. 620-625, Mar. 2010.
DOI
|
14 |
S. Hamedi-Hagh and A. Bindal, "Spice Modeling of Silicon Nanowire Field-Effect Transistors for High-Speed Analog Integrated Circuits", IEEE Trans. Nanotechnol., vol. 7, no. 6, pp. 766-775, Nov. 2008.
DOI
|
15 |
C.-W. Lee, A. N. Nazarov, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, R. T. Doria, and J.-P. Colinge, "Low Subthreshold Slope in Junctioless Multigate Transistors," Appl. Phys. Lett., vol. 96, no. 10, p. 102106, Mar. 2010.
|
16 |
J.-P. Colinge, C.-W. Lee, I. Ferain, N. D. Akhavan, R. Yan, P. Razavi, R. Yu, A. N. Nazalov, R. T. Doria, "Reduced Electric Field in Junctionless Transistors," Appl. Phys. Lett., vol. 96, no. 7, p. 073510, Feb. 2010.
DOI
ScienceOn
|