Browse > Article

Full-Custom Design of a Serial Peripheral Interface Circuit for CMOS RFIC Testing  

Uhm, Jun-Whon (Dept. of Wireless Communications Engineering, Kangwon University)
Lee, Un-Bong (Dept. of Electrical Engineering, Korea Advanced Institute of Science and Technology)
Shin, Jae-Wook (Dept. of Wireless Communications Engineering, Kangwon University)
Shin, Hyun-Chol (Dept. of Wireless Communications Engineering, Kangwon University)
Publication Information
Abstract
This paper presents an easily modifiable structure of a serial peripheral interface (SPI) that is suitable for efficient testing of CMOS RF integrated circuits. The proposed SPI Is designed so that the address size and the accompanying software can be easily adjusted and modified according to the requirements and complexity of RF IC's under development. The hardware architecture and software algorithm to achieve the flexibility are described. The proposed SPI is fabricated in $0.13{\mu}m$ CMOS and successfully verified experimentally with a 2.7GHz fractional-N delta-sigma frequency synthesizer as a device under test.
Keywords
Serial Peripheral Interface; SPI; RFIC; Testing; CMOS;
Citations & Related Records
연도 인용수 순위
  • Reference
1 M. Morris Mano, Computer System architecture 3rd Ed., New Jersey, Prentic Hall, 1999
2 J Shin, J KimJ. Shin, J Kim, S. Kim, J Choi, N. Kim, Y. -So Eo, and H. Shin, "A Wideband Fractional-N Frequency Synthesizer with Linearized Coarse-Tuned VCO for UHF /VHF Mobile Broadcasting Tuners," in Proc. IEEE Asian Solid-State Circuits Conference , Jeju, Korea, Nov. 2007, pp. 440-443
3 "Serial Peripheral Interface Bus" at http://www.wikipedia.org/
4 "Parallel Port" at http://www.wikipedia.org/
5 M. Morris Mano, Charles R. Kime, Logic And Computer Design Fundamentarls 2nd Ed., New Jersey, Prentic Hall, 2001