Browse > Article

A Pipelined Parallel Optimized Design for Convolution-based Non-Cascaded Architecture of JPEG2000 DWT  

Lee, Seung-Kwon (R&D Division, Dongwoon Anatech Co.,Ltd.)
Kong, Jin-Hyeung (Department of Computer Engineering, Kwangwoon University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.7, 2009 , pp. 29-38 More about this Journal
Abstract
In this paper, a high performance pipelined computing design of parallel multiplier-temporal buffer-parallel accumulator is present for the convolution-based non-cascaded architecture aiming at the real time Discrete Wavelet Transform(DWT) processing. The convolved multiplication of DWT would be reduced upto 1/4 by utilizing the filter coefficients symmetry and the up/down sampling; and it could be dealt with 3-5 times faster computation by LUT-based DA multiplication of multiple filter coefficients parallelized for product terms with an image data. Further, the reutilization of computed product terms could be achieved by storing in the temporal buffer, which yields the saving of computation as well as dynamic power by 50%. The convolved product terms of image data and filter coefficients are realigned and stored in the temporal buffer for the accumulated addition. Then, the buffer management of parallel aligned storage is carried out for the high speed sequential retrieval of parallel accumulations. The convolved computation is pipelined with parallel multiplier-temporal buffer-parallel accumulation in which the parallelization of temporal buffer and accumulator is optimize, with respect to the performance of parallel DA multiplier, to improve the pipelining performance. The proposed architecture is back-end designed with 0.18um library, which verifies the 30fps throughput of SVGA(800$\times$600) images at 90MHz.
Keywords
JPEG 2000; DWT; pipelined parallel architecture; non-cascaded; convolution-based;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Masud, S., and McCanny, J., 'Reusable silicon IP cores for discrete wavelet transform application' IEEE Trans. Circuits Syst. I Fundam. Theory, pp. 1114 - 1124, April 2004
2 Silva, S.v., and Barnpi, S., 'Area and throughput trade-offs in the design of pipelined discrete wavelet transform architectures', Proc. Design, Automat. and Test in Europe Conf. Exhibition (DATE'05), 2005, Vol. 3, pp. 32-7
3 윤기태, 최준림, 'JPEG2000을 위한리프팅 방식의 DWT 필터 하드웨어 설계', 2008년 SoC학술대회, 375-378쪾, 평창, 대한민국, 2008년 6월
4 Longa, P., Miri, A, and Bolic, M., 'A flexible design of filterbank architectures for discrete wavelet transforms'. Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing (ICASSP'07), Vol. 3, pp. 1441- 444, April 2007
5 C. Chakrabati, M Vishwanath, and R. M. Owens, 'Architecture for wavelet transforms:a survey,' J VLSI Signal Process, vol. 14, no. 2, pp. 171-192, February 1996   DOI   ScienceOn
6 이경민, 김영민, 'JPEG2000 CODEC을 위한 DWT 및 양자화기 VLSI 설계,' 전자공학회논문지, 제40권 SD, 제1호, 45-51쪾, 2003년 1월
7 H. Liao, M K Mandal, and B. F. Cockburn, 'Efficient Architecture for 1-D and 2-D Lifting-based Wavelet Transform,' IEEE transactions Signal Processing., vol. 52, no.5, pp. 1315-1326, May 2004   DOI   ScienceOn
8 K Parhi, T. Denk, 'Systolic VLSI architectures for 1-D wavelet transform,' in Proc. 32nd IEEE Asilomar Conference on Signals, Systems and Computers, Pacific Grove, Canada, vol. 2, pp.l220-1224, November 1998
9 Longa, P., Miri, A., and Bolic, M, 'Modified distributed arithmetic based architecture for discrete wavelet transforms,' Electronics Letters Volume 44, Issue 4, pp. 270 - 271 , February 2008   DOI   ScienceOn
10 F. Marino, D. Guevorkian, and J Astola, 'Highly efficient high-speed!low-power architectures for 1-D discrete wavelet transforrn,' IEEE Trans. CAS-IT, vol. 47, no. 12, pp.l492-1502, December 2000