A Low Power and Low Noise Data Bus Inversion for High Speed Graphics SDRAM |
Kwack, Seung-Wook
(Department of Electronics Computer Engineering, Hanyang University)
Kwack, Kae-Dal (Department of Electronics Computer Engineering, Hanyang University) |
1 | Y. S. Shon et al., 'A512Mbit, 3.2Gbps/pin Packet-based DRAM with cost-eficient clock generation and distribution scheme,' in Symp. VLSI Circuits Dig. Tech. Papers, pp. 36-37, 2004 |
2 | K Nakaumra et al., 'A 5OO-MHz 4-Mb CMOS pipeline-burst cache SRAM with point-to-point noise reduction coding I/O,' IEEE Journal of Solid-State Circuit, 1758-1765, VOL.32, NO.l1, Nov. 1997 |
3 | R.J.Fletcher et al., US4,667,337, May 19. 1987 |
4 | D.G Walker et a1., US 6,046,943,Apr4. 2000 |