Browse > Article

Twiddle Factor Index Generate Method for Memory Reduction in R2SDF FFT  

Yang, Seung-Won (Division of Electronic & Information Engineering Chonbuk National University)
Kim, Yong-Eun (Division of Electronic & Information Engineering Chonbuk National University)
Lee, Jong-Yeol (Division of Electronic & Information Engineering Chonbuk National University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.5, 2009 , pp. 32-38 More about this Journal
Abstract
FTT(Fast Fourier Transform) processor is widely used in OFDM(Orthogonal Frequency Division Multiplesing) system. Because of the increased requirement of mobility and bandwidth in the OFDM system, they need large point FTT processor. Since the size of memory which stores the twiddle factor coefficients are proportional to the N of FFT size, we propose a new method by which we can reduce the size of the coefficient memory. In the proposed method, we exploit a counter and unsigned multiplier to generate the twiddle factor indices. To verify the proposed algorithm, we design TFCGs(Twiddle Factor Coefficient Generator) for 1024pint FFTs with R2SDF(Radix-2 Single-Path Delay Feedback), $R2^3SDF,\;R2^3SDF,\;R2^4SDF$ architectures. The size of ROM is reduced to 1/8N. In the case of $R2^4SDF$ architecture, the area and the power are reduced by 57.9%, 57.5% respectively.
Keywords
FFT; R2SDF; twiddle factor coefficient; memory; ROM;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 S. Y. Lee, C. C. Chen, C. C. Lee, C. J. Cheng, 'A low-power VLSI architecture for a shared-memory FFT processor with a mixed-radix algorithm and a sirnple memory control scheme', Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, pp. -160, Sept. 2006   DOI
2 Huirae Cho, Myung-Soon Kim, Duk-Bai Kirn and Jin-Up Kim, 'R22 SDF FFT Implementation with Coefficient Memory Reduction Scheme', Vehicular Technology Conference 2006 pp. 1-4, Sept. 2006   DOI
3 ].y. Oh, M.S. Lim, 'Area and power efficient pipeline FFT algorithm', Signal Processing Systems Design and Implementation, 2005. IEEE Workshop on, pp. 520-525, 2-4 Nov. 2005   DOI
4 민종균， 조중휘， 'DVB용. 2K/8K FFT의. Stratix EP1S25F672C6 FPGA 구현', 대한전자공학회 논문지 제44권 SD 제 8호 pp. 60-64, 2007   과학기술학회마을
5 E. H. Wold, A.M. Despain, 'Pipeline and parallel-pipeline FFT processors for VLSI implementation'. IEEE Trans. Comput, C-33(5): 414-426, May 1984   DOI   ScienceOn
6 Shousheng He, Torkelson, M, 'Designing pipeline FFT processor for OFDM (de)modulation' , Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on, pp. 257 - 262, 29 Sept.-2 Oct. 1998   DOI