Browse > Article

Selective Segment Bypass Scan Architecture for Test Time and Test Power Reduction  

Yang, Myung-Hoon (Department of Electrical and Electronic Engineering, Yonsei University)
Kim, Yong-Joon (Department of Electrical and Electronic Engineering, Yonsei University)
Park, Jae-Seok (Department of Electrical and Electronic Engineering, Yonsei University)
Kang, Sung-Ho (Department of Electrical and Electronic Engineering, Yonsei University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.5, 2009 , pp. 1-8 More about this Journal
Abstract
Since scan based testing is very efficient and widely used for testing large sequential circuits. However, since test patterns are serially injected through long scan chains, scan based testing requires very long test application time. Also, compared to the normal operations, scan shifting operations drastically increase power consumption. In order to solve these problems, this paper presents a new scan architecture for both test application time and test power reduction. The proposed scan architecture partitions scan chains into several segments and bypasses some segments which do not include any specified bit. Since bypassed segments are excluded from the scan shifting operation, the test application time and test power can be significantly reduced.
Keywords
Scan based testing; scan architecture; test application time; test power; segment bypass;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 P. Girard, 'Survey of Low-Power Testing of VLSI Circuits', IEEE Design and Test of Compouters, vol. 19, no. 3, pp. 82-92, May-June 2002   DOI   ScienceOn
2 X. Chen and M. S. Hsiao, 'An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection', IEEE Trans. VLSI Systems, vol. 15, no. 4, pp. 404-412, April 2007   DOI   ScienceOn
3 A. Chandra and K Chakrabarty, 'System-on-a-chip test-data compression an decompression architecture based on Geology codes', IEEE Trans. CAD of Integrated Circuits and Systems, Vol. 20, pp. 355-368, March 200l   DOI   ScienceOn
4 A. Chandra and K. Chakrabarty, 'Low-Power Scan Testing and Test Data Compression for System-on-a-Chip', IEEE Trans. CAD of Integrated Circuits and Systems, vol. 21, no. 5, pp. 597-604, May 2002   DOI   ScienceOn
5 M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, pp. 364, 1990
6 R. Sankardiingam, R. R. Oruganti and N. A. Touba 'Static Compaction Techniques to Control Scan Vector Power Dissipation', in Proc. of VLSI Test Symposium, pp. 35-40, Montreal, Canada, 2000   DOI
7 M. L. Bushnell and V. D. Agrawal, Essentials oj Electronic Testing, Kluwer Academic, pp. 467, 2000
8 A. Al-Yamani, N. Devta-Prasanna, E. Chmelar, M. Grinchuk and A. Gunda, 'Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration', IEEE Trans. CAD of Integrated Circuits and Systems, vol. 26, no. 5, pp. 907-918, May 2007   DOI   ScienceOn
9 손현욱, 김유빈, 강성호, '스캔입력 변형기법을 통한 새로운 저전력 스캔 BIST 구조', 전자공학회논문지, 제45권 SD편, 제6호, 43-48쪽, 2008년 6월
10 L. T. Wang, C. W. Wu and X. Wen, VLSI Test Principles and Architectures, Morgan Kaufman, pp. 59, 2000
11 A. Chandra, F. Ng and R. Kapur, 'Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction', in Proc. of Design Automation and Test in Europe, pp. 462-467, Nice, France, 2008   DOI
12 I. Hamzaoglu and J. Patel, 'Reducing Test Application Time for Full Scan Embedded Cores', in Proc. of IEEE International Symposium on Fault Tolerant Computing, pp. 260-267, Wisconsin, USA, June 1999   DOI
13 D. Xiang, K. Li, ]. Sun and H. Fujiwara, 'Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction', IEEE Trans. Computers, vol. 56, no. 4, pp. 404-412, April 2007   DOI   ScienceOn
14 전성훈, 임정빈, 김근배, 안진호, 강성호, '저전력 테스트를 고려한 효율적인 테스트 데이터 압축 방법', 전자공학논문지, 제42권 SD편, 제2호, 151-160쪽, 2005년 2월   과학기술학회마을