Browse > Article

Design of Square Root and Inverse Square Root Arithmetic Units for Mobile 3D Graphic Processing  

Lee, Chan-Ho (School of Electronic Engr., Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.3, 2009 , pp. 20-25 More about this Journal
Abstract
We propose hardware architecture of floating-point square root and inverse square root arithmetic units using lookup tables. They are used for lighting engines and shader processor for 3D graphic processing. The architecture is based on Taylor series expansion and consists of lookup tables and correction units so that the size of look-up tables are reduced. It can be applied to 32 bit floating point formats of IEEE-754 and reduced 24 bit floating point formats. The square root and inverse square root arithmetic units for 32 bit and 24 bit floating format number are designed as the proposed architecture. They can operation in a single cycle, and satisfy the precision of $10^{-5}$ required by OpenGL 1.x ES. They are designed using Verilog-HDL and the RTL codes are verified using an FPGA.
Keywords
3D; lighting; inverse square root; square root; implementation;
Citations & Related Records
연도 인용수 순위
  • Reference
1 "OpenGL ES Common/Common-Lite Profile Specification Version 1.1.10 (Full Specification)", Khronos Group Inc., April 4, 2007
2 J-h. Sohn, R. Woo and H.-J Yoo, "Optimization of Portable System Architecture for Real-Time 3D Graphics", ISCAS, Vol 1, pp. 769-772, 2002   DOI
3 M. J Schulte, K. E. Wires, "High-speed inverse square roots", 14th IEEE Symposium on Computer Arithmetics, pp. 124-131, April 14-16 1999   DOI
4 X, Wang, B. E. Nelson, "Tradeoffs of Designing Flooting-Point Division and Square Root on Virtex FPGAs", 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.195-203, 2003
5 Y. Li, w. Chu, "Implementation of Single Precision Flooting Point Square Root on FPGAs", IEEE Symposium on FPGAs for Custom Computing Machines, pp, 226-232, 1997
6 김정훈, 김기철, "2-Stage Pipeline 구조를 이용한 역제곱근 연산기의 설계," 한국정보과학회 가을 학술발표논문집, vol.34, No.2(B), pp.198-201, 2007.10
7 W. Chu, Y. Lim, "Cost/performance tradeoff of n-select square root implementations", Computer Architecture Conference, pp. 9 -16, Feb 2000   DOI
8 IEEE754-1985, IEEE Standard for Binary Blooting Point Arithmetic, IEEE, 1995
9 T. Akenine-Moller, E. Haines, "REAL-TIME RENDERING", A K PETERS, pp .27-30, p.83, 2002
10 "Flooting Point Inverse Square Root (ALTFP jNV_SQRT): Megafunction User Guide," Altera, Dec, 2008
11 H. Kwan, R. L. Nelson, and E. E. Swartzlander, Jr.,"Cascaded Implementation of an Iterative Inverse Square Root Algorithm with Overflow Lookahead", in Proceedings of the 12th Symposium on Computer Arithmetic, pp. 114-123, 1995   DOI
12 Y. Li and W. Chu, "Parallel-Array Implementations o A Non-Restoring Square Root Algorithm", International Conference on Computer Design, pp, 690-695, 1997   DOI
13 "Floating Point Pipelined Square Root Unit ver 2.07," Digital Core Design, 2003