Browse > Article

A High-Speed Low-Complexity 128/64-point $Radix-2^4$ FFT Processor for MIMO-OFDM Systems  

Hang, Liu (Dept. of Information and Communication Engineering, Inha University)
Lee, Han-Ho (Dept. of Information and Communication Engineering, Inha University)
Publication Information
Abstract
This paper presents a novel high-speed, low-complexity flexible 128/64-point $radix-2^4$ FFT/IFFT processor for the applications in high-throughput MIMO-OFDM systems. The high radix multi-path delay feed-back (MDF) FFT architecture provides a higher throughput rate and low hardware complexity by using a four-parallel data-path scheme. The proposed processor not only supports the operation of FFT/IFFT in 128-point and 64-point but can also provide a high data processing rate by using a four-parallel data-path scheme. Furthermore, the proposed design has a less hardware complexity compared with traditional 128/64-point FFT/IFFT processors. Our proposed processor has a high throughput rate of up to 560Msample/s at 140MHz while requiring much smaller hardware expenditure satisfying IEEE 802.11n standard requirements.
Keywords
FFT; MDF; $radix-2^4$; MIMO-OFDM; communications;
Citations & Related Records
연도 인용수 순위
  • Reference
1 G. L. Stuber, J R. Barry, S. W. McLaughlin, Y. Li, M.A. Ingram, and T.R Pratt, 'Broadband MlMO-OFDM wireless communications', Proc. IEEE, 92, (2), pp. 271 - 294, 2004   DOI   ScienceOn
2 D. Borkowski, and L. Bruhl, 'Optimized hardware architecture for real-time equalization in single and multi-carrier MlMO systems', 3rd Workshop on Software Radio, Karlsruhe, Germany, 2004
3 J Lee and R Lee, 'A High-Speed 2-Parallel Radix-t FFT/IFFf Processor for MB-OFDM UWB Systems,' IEICE Trans. on Fundamentals of Electronics, communications, and Computer Science, vol. E91-A, no. 4, pp. 1206-1211, April 2008
4 W-c. Yeh and C-W. Jen, 'High-speed and low-power split-radix FFT,' IEEE Trans. Acoust., Speech, Signal Process., vol. 51, no. 3, pp.864 - 874, March 2003
5 S-M. Kim, J-G. Chung, and K K Parhi, 'Low Error Fixed-width CSD Multiplier with Efficient Sign Extension,' IEEE Trans. on Circuits and Systems-II, vol. 50, no. 12, December 2003   DOI   ScienceOn
6 K J Cho, K C. Lee, J G. Chung, and K K Parhi, 'Design of Low-error. Fixed-width Modified Booth Multiplier,' IEEE Trans. Very Large Scale. Integr. (VLSI), vo1.12, no.5, pp.522- 531, May 2004   DOI   ScienceOn
7 L. Dadda, 'On Parallel Digital Multipliers,' Alta Frequenza 45:574-580, 1976   ScienceOn
8 L. Liu, J Ren, X. Wang, F. Ye, 'Design of Low-power, IGS/s Throughput FFT for MlMO-OFDM UWB Communication System,' IEEE International Symposium on Circuits and Systems, vol.2, no.25, pp.2594 - 2597, May 2007
9 J A C. Bingham, 'Multicarrier modulation for data transmission: an idea whose time has come,' IEEE Commun. Mag., vol. 28, no. 5, pp. 5-14, May 1990   DOI   ScienceOn
10 Y -W. Lin, and C - Y. Lee, 'Design of an FIT/IFFf processor for MlMO OFDM systems,' IEEE Transactions on Circuits and Systems, vol. 54, no. 4, pp. 807-815, April 2007   DOI   ScienceOn