A 12-kV HBM ESD Power Clamp Circuit with Latchup-Free Design for High-Voltage Integrated Circuits
![]() |
Park, Jae-Young
(Dongbu HiTek)
Song, Jong-Kyu (Dongbu HiTek) Jang, Chang-Soo (Dongbu HiTek) Kim, San-Hong (Dongbu HiTek) Jung, Won-Young (Dongbu HiTek) Kim, Taek-Soo (Dongbu HiTek) |
1 | Kawamoto, K, and Takahashi, I., 'An advanced no-snapback LDMOSFET with optimized breakdown characteristics of drain n-n+ diodes,' IEEE transactions on electron devices, v.51 no.9, 2004, pp.1432-1440 DOI ScienceOn |
2 | S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981 |
3 | K Chatty, R Gauthier, M. Abou-Khalil, D. Alvarez, and C. Russ 'Designing HV Active Clamps for HBM Robustness,' in Proc. EOS/ESD Symp., 2007, pp. 47-52 |
4 | J-H Lee, J-R Shih, C.-S. Tang, K -CO Liu, Y.-HWu, R-y' Shiue, T-C. Ong, y'-K Peng, and J -T Yue, 'Novel ESD protection structure with embedded SCR LDMOS for smart power technology,' in Proc. IEEE Int. Reliability Physics Symp., 2002, pp. 156-161 |
5 | V. De Heyn, G. Groeseneken, B. Keppens, M. Natarajan, L. Vacaresse, and G. Gallopyn, 'Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage,' in Proc. IEEE Int. Reliability Physics Symp., 2001, pp. 253-258 |
6 | R Lewis and J Minor, 'Simulation of a system level transient-induced latchup event,' in Proc. EOS.ESD Symp., 1994, pp. 193-199 |
7 | 최진영, 임주섭, '소자 시율레이션을 이용한 ESD 보호용 NMOS 트랜지스터의 항복 특성 분석' 전자공학회논문지, 제 34권, SD편, 제 11호, pp.37-47, 1997년 11월 |
8 | Ming-Dou Ker and Kun-Hsien Lin, "The Impact of Low-Holding-Voltage Issue in High-Voltage CMOS Technology and the Design of Latchup-Free Power-Rail ESD Clamp Circuit for LCD Driver ICs," IEEE Jounal of Solid-State Circuits, vol. 40, no. 8, pp.1751-1759, Aug. 2005 DOI ScienceOn |
9 | ESD-STM5.l-2001, Standard Test Method For Component Level HBM Tester Waveform Verification Procedure; Electrostatic Discharge Association, Tome NY |
10 | M.-D. Ker and K -H Lin, 'Double snapback characteristics in high voltage nMOFETs and the impact to on-chip ESD protection design,' IEEE Electron Device Lett., vol. 25, no. 9, pp. 640-642, Sep.2004 DOI ScienceOn |
11 | G. Notermans, Z. Mrcarica, T Keller, H. van Zwol, T Smedes, and P. de Jong, 'Process and Design Optimization of a Protection Scheme Based on NMOSFETs with ESD Implant in 65nm and 45nm CMOS Technologies,' in Proc. EOS/ESD Symp., 2007, pp. 385-394 |
![]() |