Browse > Article

Dynamic Voltage Scaling Technique Considering Application Characteristics  

Cho, Young-Jin (Samsung Electronics)
Chang, Nae-Hyuck (Seoul National University, Dept of EECS)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.12, 2009 , pp. 96-104 More about this Journal
Abstract
In the real system environments, the performance of the application is not linearly proportional to the clock frequency of the microprocessor, in contrast to the general assumption of conventional dynamic voltage scaling. In this paper, we analytically model the relation between the performance of the application and the clock frequency of the microprocessor, and introduce the energy-optimal scheduling algorithm for a task set with distinct application characteristics. In addition, we present a theorem for the energy-optimal scheduling, which the derivative of the energy consumption with respect to the execution time should be the same for all the tasks. The proposed scheduling algorithm always generates the energy-optimal scaling factor thanks to the theorem for energy-optimal scheduling. We achieved about 7% additional energy reduction in the experiments using synthetic task sets.
Keywords
DVS;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Thomas L. Martin and Daniel P. Siewiorek. Nonideal battery and main memory effects on cpu speed-setting for low power. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 9(1):29.34, 2001   DOI   ScienceOn
2 T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G. D. Micheli, "Dynamic voltage scaling and power management for portable systems," in proceedings of Design Automation Conference, 2001, pp. 524-529
3 Chung-Hsing Hsu and Wu-Chun Feng. "Effective dynamic voltage scaling through cpu-boundedness detection." in Workshop on Power Aware Computing Systems, 2004
4 Youngjin Cho, Naehyuck Chang, Chaitali Chakrabarti, and Sarma Vrudhula. "High-level power management of embedded systems with application-specific energy cost functions." in proceedings of Design Automation Conference (DAC), pp 568-573, 2006
5 Kihwan Choi, R. Soma, and M. Pedram. "Dynamic voltage and frequency scaling based on workload decomposition." in proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pages 174.179, 2004
6 F. Yao, A. Demers, and S. Shenker. "A scheduling model for reduced cpu energy." in proceedings of the Annual Symposium on Foundations of Computer Science (FOCS) , pp 374, 1995
7 Youngjin Cho and Naehyuck Chang. Energy-aware clock frequency assignment in microprocessors and memory devices for dynamic voltage scaling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 26(6):1030-1040, 2007   DOI   ScienceOn
8 R. Jejurikar and R. Gupta. "Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems." in proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 78-81, 2004
9 최용석(Yongseok Choi), 장래혁(Naehyuck Chang), 김태환(Taewhan Kim) 대한전자공학회, 전자공학회논문지-SD 電子工學會論文誌 第44卷 SD編 第2號, 2007. 2, pp. 95-103
10 Tohru Ishihara and Hiroto Yasuura. "Voltage scheduling problem for dynamically variable voltage processors." in proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), pp. 197-202, 1998
11 Yongsoo Jo, Yongseok Choi, jaehyun Park, Chanik park, Sung Woo Chung, Eui-Young Chung and Naehyuck Chang, Energy and Performance Optimization of Demand Paging with OneNAND Flash, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 27(11), pp. 1969-1982, Nov., 2008   DOI   ScienceOn