Browse > Article

Analysis Algorithm for Memory BISR as Imagination Zone  

Park, Jae-Heung (Department of Computing, Soongsil University)
Shim, Eun-Sung (Department of Computing, Soongsil University)
Chang, Hoon (School of Computing, Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.12, 2009 , pp. 73-79 More about this Journal
Abstract
With the advance of VLSI technology, the capacity and density of memories are rapidly growing. In this paper we proposed MRI (Memory built-in self Repair Imagination zone) as reallocation algorithm. All faulty cells of embedded memory are reallocated into the row and column spare memory. This work implements reallocation algorithm and BISR to verify its design.
Keywords
BIRA; BISR; Embedded Memory;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Chin Long Wey, and Lombardi F., "On the Repair of Redundant RAM's," IEEET ransactionson Computer-Aided Design of Integrated Circuits and Systems, vol. 6, pp. 222-231, March 1987   DOI   ScienceOn
2 Schober V., Paul S., and Picot O., "Memory built-in self-repair using redundant words," Proceedings of International Test Conference, pp. 995-1001, 30 October-1 November 2001
3 Horiguchi M., Etoh J., Aoki M., Itoh K., and Matsumoto T., "A flexible redundancy technique for high-density DRAMs," IEEE Journal of Solid-State Circuits, vol. 26, pp. 12-17, January 1991   DOI   ScienceOn
4 최호용, 서정일, 차상록, "2차원 여분 메모리를 이용한 내장 메모리의 자가치유회로 설계," 대한전자공학회논문지, 제44권 SD편, 제12호, 54-60쪽, 2007년 12월
5 Heon Cheol Kim, Dong Soon Yi, Jin Young Park, and Chang Hyun Cho, "A BISR (built-in self-repair) circuit for embedded memory with multiple redundancies," International Conference on VLSI and CAD, pp. 602-605, 26-27 October 1999
6 Wei Kang Huang, Yi Nan Shen, and Lombardi F., "New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement," IEEE Transactionson Computer-Aided Design of Integrated Circuitsand Systems. vol. 9, pp. 323-328, March 1990   DOI   ScienceOn
7 Hamdioui S., and van de Goor A.J., "Thorough testing of any multiport memory with linear tests," IEEE Transactionson Computer-Aided Designof Integrated Circuits and Systems, vol. 21, pp. 217-231, February 2002   DOI   ScienceOn
8 강일권, 강성호, "Sign Bit을 사용한 고효율의 메모리 자체 수리 회로 구조," 대한전자공학회 논문지, 제 44권 SD편, 제 12호, 85-92쪽, 2007년 12월
9 Jone W.B., Huang D.C., Wu S.C., and Lee KJ., "An efficient BIST method for distributed small buffers," IEEE Transadionson Very Large Scale Integration Systems, vol. 10, pp. 512-515, August 2002   DOI   ScienceOn
10 Ilyoung Kim, Zorian Y., Komoriya G., Pham H., Higgins F.P., and Lewandowski ].L., "Built in self repair for embedded high density SRAM," Proceedings of International Test Conference, pp. 1112-1119, 18-23 October 1998