Browse > Article

The Motion Estimator Implementation with Efficient Structure for Full Search Algorithm of Variable Block Size  

Hwang, Jong-Hee (Dept., of Electrical & Electronics Eng. Yonsei)
Choe, Yoon-Sik (Dept., of Electrical & Electronics Eng. Yonsei)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.11, 2009 , pp. 66-76 More about this Journal
Abstract
The motion estimation in video encoding system occupies the biggest part. So, we require the motion estimator with efficient structure for real-time operation. And for motion estimator's implementation, it is desired to design hardware module of an exclusive use that perform the encoding process at high speed. This paper proposes motion estimation detection block(MED), 41 SADs(Sum of Absolute Difference) calculation block, minimum SAD calculation and motion vector generation block based on parallel processing. The parallel processing can reduce effectively the amount of the operation. The minimum SAD calculation and MED block uses the pre-computation technique for reducing switching activity of the input signal. It results in high-speed operation. The MED and 41 SADs calculation blocks are composed of adder tree which causes the problem of critical path. So, the structure of adder tree has changed the most commonly used ripple carry adder(RCA) with carry skip adder(CSA). It enables adder tree to operate at high speed. In addition, as we enabled to easily control key variables such as control signal of search range from the outside, the efficiency of hardware structure increased. Simulation and FPGA verification results show that the delay of MED block generating the critical path at the motion estimator is reduced about 19.89% than the conventional strukcture.
Keywords
motion estimation detection; SAD; pre-computation; carry skip adder;
Citations & Related Records
Times Cited By KSCI : 2  (Citation Analysis)
연도 인용수 순위
1 R. Srinivasan and K. R. Rao, "Predictive coding based on efficient motion estimation," IEEE Trans. Commun., Vol. COM-33, pp. 888-896, Aug. 1985
2 Zhou Z, Sun MT and Hsu YF, "Fast variable block-size motion estimation algorithms based on merge and split procedures for H.264/MPEG-4 AVC," ISCAS2004, Vol. 3, pp. 725-728, May 2004
3 Swee Yeow Yap and John V. McCanny, "A VLSI Architecture for Advanced Video Coding Motion Estimation," ASAP/03, Proceedings. IEEE International Conference on, pp. 293-301, June 2003
4 http://www.semiconductor.philips.com/buses/i2c
5 Xiangwen Wang, Jun Sun, Rong Xie, Songyu Yu, and Wenjun Zhang, "An improved block size selection method based on macroblock movement characteristic," multimedia tools and applications, Vol. 43, no. 2, pp. 131-143, May 2009   DOI   ScienceOn
6 Siou-Shen Lin, Po-Chih Tseng and Liang-Gee Chen, "Low-power Parallel Tree Architecture For Full Search Block-Matching Motion Estimation," ISCAS2004, Vol. 2, pp. 313-316, May 2004
7 Jen-Chieh Tuan, Tian-Sheuan Chang, and Chein-Wei Jen, 'On the Data Reuse and Memory Bandwidth Analysis for Full-Search Block-Matching VLSI Architecture,' IEEE Trans. Circuit and Systems for video technology, Vol. 12, no. 1, pp. 61-71, January 2002   DOI   ScienceOn
8 Suk-Ju Kang, Dong-Gon Yoo, Sung-Kyu Lee, and Young Hwan Kim, "Hardware Implementation of Motion Estimation Using a Sub-sampled Block for Frame Rate Up-Conversion," International SoC Design Conference(ISOCC) 2008, pp. 101-104, Nov. 2008   DOI
9 장영범, 오세만, 김비철, 유현중, 'H.264 움직임 추정을 위한 효율적인 SAD 프로세서,' 전자공학회논문지, 제 44권 SP편, 제2호, 74-81쪽, 2007년 3월
10 Ching-Yeh Chen et al., "Analysis and architecture design of variable block size motion estimation for H.264/ A VC," IEEE Trans. Circuit and Systems for video technology, Reg. Paper, Vol. 53, no. 2, pp. 578-593, Feb. 2006   DOI   ScienceOn
11 A. Amin, "High-Speed Self-Timed Carry-Skip Adder," Institution Engineering TechnologylET, lEE Proceedings - Circuit Devices and Systems, pp. 574-582, Vol. 153, no. 6, December 2006   DOI   ScienceOn
12 Chun-Ho Cheung and Lai-Man Po, 'A Novel Cross-Diamond Search Algorithm for Fast Block Motion Estimation,' IEEE Trans. Circuit and Systems for video technology, Vol. 12, no. 12, December 2002   DOI   ScienceOn
13 B. M. Wang, J. C. Yen and S. Chang, "Zero wmtmg cycle hierarchical block matching algorithm and its array architectures," IEEE Trans. Circuit and Systems for video technology, Video Technology, Vol. 4, pp. 18-28, Feb. 1994   DOI   ScienceOn
14 Subama Chatterjee and Amlan Chakrabarti, "Parallel Hardware Design for Motion Estimation," ACEEE 2009 Academy Publisher, International Journal of Recent Trends in Engineering, Vol. 1, no. 1, pp. 653-657, May 2009
15 R. Zimmermann and H. Kaeslin, "Cell-Based multilevel Carry-Increment Adders with Minimal A T- and PT-Products," unpublished manuscript, http://www.iis.ee.ethz.ch/-zimmi/
16 윤미선, 장승호, 문동선, 신현철, 'H.264 동영상 압축에서의 가변 블록과 다중 프레임을 지원하는 효율적인 움직임 추정 방법,' 전자공학회 논문지, 제44권 SD편, 제5호, 58-64쪽, 2007년 5월   과학기술학회마을