1 |
K. Lahiri, A. Raghunathan, and G. Lakshminarayana, "The LOTIERYBUS On-Chip Communication Architecture", IEEE Trans. VLSI Systems, vol.14, no.6, 2006
DOI
ScienceOn
|
2 |
이국표, 윤영섭, '다양한 버스 중재방식에 따른 플라잉 마스터 버스아키텍처의 TLM 성능분석', 전자공학회 논문지, vol. 45, CI, no.5, pp.1-7,2008
과학기술학회마을
|
3 |
AMBA TM Specification(AHB) (Rev 2.0), ARM Ltd, May 1999
|
4 |
Gunar Schirner, Rainer D'omer, "System Level Modeling of an AMBA Bus", technical Report, 2005
|
5 |
K. Lee and Y. Yoon, "Architecture Exploration for Perfonnance Improvement of SoC Chip Based on MffiA System", ICCIT, pp.739-744, 2007
|
6 |
Y. Xu, L. Li, l'vling-lun Gao, B.Zhand, Zhao-yu Jiand, Gao-ming Du, W. Zhang, "An Adaptive Dynamic Arbiter for Multi-Processor SoC", Solid-State and Integrated Circuit Technology International Conf., pp.1993-1996, 2006
|
7 |
M. Jun, K. Bang, H. Lee and E. Chung, "Latency-aware bus arbitration for real-time embedded systems," IEICE Trans. Inf.& Syst.,vol.EOO-D, no.3, 2007
DOI
|