1 |
L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C Silvano, "Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems,"in Proc. Great Lakes Sysmp. VLSI, Mar. 1997, pp. 7782
|
2 |
M. Y oon, "Sequence-Switch Coding for LowPower Data Transmission", IEEE Trans. VLSI Syst., vol. 12, pp. 1381-1385, Dec. 2004
DOI
ScienceOn
|
3 |
M. Yoon and B. Roh, "A Novel Low-Power Bus Design for Bus-Invert Coding," IEICE Trans. Electronics, vol. E90-C, no. 4, pp. 731-734, 2007
DOI
ScienceOn
|
4 |
H. Zhang, V. George, and J. M. Rabaey, "Low swing on-chip signaling techniques: effectiveness and robustness," IEEE Trans. VLSI Syst. vol. 8, no. 3 pp. 264-272, June 2000
DOI
ScienceOn
|
5 |
L. Benini, G. De Micheli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: the beach solution," in Proc. Int. Symp. Low Power Electronics Design, pp. 24 - 29, Aug. 1997
|
6 |
Y. Nakagome, K, !toh, M. Isoda, K, Takeuchi, and M. Aoki, "Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI's," IEEE Journal of Solid State Circuits, vol. 28, no.4, pp. 414-419, Apr. 1993
DOI
ScienceOn
|
7 |
T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms, New York, McGraw-Hill Book Company, 1992
|
8 |
C. L. Su, C. Y. Tsui, and A. M. Despain, "Low power architecture design and compilation technique for high-performance processors," in Proc. IEEE COMPCON, Feb. 1994, pp. 209214
|
9 |
윤명철, '패킷형 데이터를 위한 저전력 전송방법,' 전자공학회논문지, 제41권 SD편, 제7호, 71-79쪽, 2004년 7월
|
10 |
M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power Va," IEEE Trans. VLSI Syst., vol. 3, pp. 4958, Mar. 1995
|