1 |
Z.S, Hakura and A. Gupta, "The design and analysis of a cache architecture for texture mapping" Proceeding of the 24th International Symposium on Computer Architecture, pp. 108-120,June 1997
|
2 |
Woo-Chan Park, Kil-Whan Lee, ll-San Kim, Tack-Don Han, and Sung-Bong Yang, "An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors," IEEE Transactions on Computers, Vol. 52, No. 11, pp. 1501-1508, Nov. 2003
DOI
ScienceOn
|
3 |
Tomas Akenine-Mb.ller, Eric Haines, "RealTime Rendering," A K PETERS, 2002
|
4 |
Kil-Whan Lee, Woo-Chan Park, ll-San Kim, and Tack-Don Han, "A Pixel Cache Architecture with Selective Placement Scheme based on Z-test Result," Microprocessors and Microsystems, Vol. 29, Issue. 1, pp. 41-46, Feb. 2005
DOI
ScienceOn
|
5 |
Yong Surk Lee, "A Secondary Cache Controller Design for a Hign-End lVIicroprocessor", IEEE Journal of Solid-State Circuits, Vol. 27, No.8, pp1147-1146, August, 1992
DOI
ScienceOn
|
6 |
H. Igehy, M. Eldridge, and K. Proudfoot, "Pre-fetching in a texture cache architecture" Proceedings of 1998 SIGGRAPH/Eurographics Workshop on Graphics Hardware, pp. 133-142, Aug 1998
|