1 |
A. Maxim, 'A 3.3V 10Gb/s SiGe limiting transimpedance amplifier using a pseudo differential input and a limiting Cherry-Hooper stage' Radio Frequency Integrated Circuits (RFIC) Symposium, 2005. Digest of Papers. 2005 IEEE, pp. 313 - 316, June 2005
|
2 |
Tomas H. LEE, 'The Design of CMOS Radio Frequency Integrated Circuits', 2nd, Cambridge University Press, 1998
|
3 |
Jri Lee, 'High-speed circuit designs for transmitters in broadb and data links' IEEE Journal, Solid-State Circuits, vol. 41, no. 5, pp.1004-1015, May 2006
DOI
ScienceOn
|
4 |
R. Jacob Baker, 'CMOS circuit design, layout, and simulation', Wiley Interscience, 2005
|
5 |
D. Kehrer, and H.D. Wohlmuth and H. Knapp and M. Wurzer and A.L. Scholtz, '40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS' ISSCC, Digest of Technical Papers, pp.344-345, 2003
|
6 |
C. K. K. Yang, 'A multi-Gb/s transceiver in CMOS technology', Ph.D. dissertation, Stanford University, 1998
|
7 |
K. Farzan and David A. Johns, 'A CMOS 7-Gb/s Power-Efficient 4-PAM Transmitter', ESSCIRC, pp. 235-238, 2002
|
8 |
R. Farjad-Rad et al, 'A 0.4 um CMOS 10-Gb/s 4-PAM pre-emphasis serial link,', IEEE Journal of Solid-state Circuits, vol. 34, pp. 580-585, May 1999
DOI
ScienceOn
|
9 |
Behzad Razavi, 'Design of Integrated Circuits for Optical Communications', McGraw-Hill, 2003
|
10 |
R. Farjad-Rad et al, 'A 0.3 m CMOS 8-Gb/s 4-PAM Serial Link Transceiver', IEEE Journal of Solid-state Circuits, vol. 35, pp. 757-763, May 2000
DOI
ScienceOn
|
11 |
Jean Jiang and Fei Yuan, 'A New CMOS Current-Mode Multiplexer for 10 Gb/s Serial Links', AICSP , vol. 44, pp. 61-76, 2005
DOI
ScienceOn
|