Browse > Article

Implementation of a 'Rasterization based on Vector Algorithm' suited for a Multi-thread Shader architecture  

Lee, Ju-Suk (CHUNGBUK TECHNOPARK)
Kim, Woo-Young (Computer Engineering, Seokyeong University)
Lee, Bo-Haeng (Computer Engineering, Seokyeong University)
Lee, Kwang-Yeob (Computer Engineering, Seokyeong University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.46, no.10, 2009 , pp. 46-52 More about this Journal
Abstract
A Multi-Core/Multi-Thread architecture is adopted for the Shader processor to enhance the processing performance. The Shader processor is designed to utilize its processing core IP for multiple purposes, such as Vertex-Shading, Rasterization, Pixel-Shading, etc. In this paper, we propose a 'Rasterization based on Vector Algorithm' that makes parallel pixels processing possible with Multi-Core and Multi-Thread architecture on the Shader Core. The proposed algorithm takes only 2% operation counts of the Scan-Line Algorithm and processes pixels independently.
Keywords
Graphics; Shader; Rasterization; Vector; Multi-thread;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 Gummaraju, J.; Erez, M.; Coburn, J.; Rosenblum, M.; Dally, W.J.; Architectural Support for the Stream Execution Model on General-Purpose Processors, PACT 2007. 16th International Conference on 15-19 Sept. 2007 Page(s):3 - 12
2 하진석,정형기,김상연,이광엽,'Programmable Vertex Shader를 내장한 3차원 그래픽 지오메트리 가속기 설계,' 대한전자공학회 논문지, 제 43권, SD편, 제9호, 9월 2006년   과학기술학회마을
3 Moya, V.; Gonzalez, C.; Roca, J.; Fernandez, A.;Espasa, R.; Shader performance analysis on a modern GPU architecture, Microarchitecture 2005. MICRO-38. Proceedings. 38th Annual IEEE/ACM International Symposium on 16-16 Nov. 2005 Page(s):10 pp. - 364
4 Enhua Wu; Youquan Liu, Emerging technology about GPGPU, APCCAS 2008. IEEE Asia Pacific Conference on Volume , Issue , Nov. 30 2008-Dec. 3 2008 Page(s):618 - 622   DOI