1 |
Xinmiao Zhang, Keshab K. Parhi, "High-Speed VLSI Architectures for the AES Algorithm", IEEE Trans. Systems., vol. 12, no. 9, Sep., 2004
|
2 |
V. Rijndael, "Efficient implementation of the Rijndael S-Box", http://www.esat.kuleuven.ac.be/~rijnmen/rijndael/sbox.pdf
|
3 |
T. Ichikawa, T. Tokita, and M. Matsui, "On Hardware Implementation of 128-bit Block Ciphers (III)", 2001 Symp. on Cryptography and Information Security (SCIS 2001), pp. 669-674, Jan., 2001
|
4 |
H. Kuo and I. Verbauwhede, "Architectural optimization for a 1.82 Gbits/sec VLSI implementation of the AES Rijndael Algorithm", Workshop on Cryptographic Hardware and Embedded Systems 2001 (CHES 2001), pp.53-67, May, 2001
|
5 |
안하기, 신경욱, "AES Rijndael 블록 암호 알고리듬의 효율적인 하드웨어 구현", 한국 정보보호학회 논문지, 제12권 2호, pp. 53-64, 2002
|
6 |
황석기, 김종환, 신경욱, "IEEE 802.11i 무선 랜 보안을 위한 AES 기반 CCMP 코어 설계", 한국통신학회 논문지, 제31권 제6A호, pp. 640-647, 2004
|
7 |
A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A compact Rijndael hardware architecture with S-box optimization", Proc. ASIACRYPT 2001, pp. 239-254, Dec. 2001
|
8 |
J. Daemen and V. Rijmen, "AES Proposal : Rijndael Block Cipher", NIST Document ver.2, http://www.nist.gov/aes, Mar., 1999
|
9 |
FIPS Publication 197,"Advanced Encryption Standard (AES),"U.S. Doc/NIST
|