Browse > Article

An Efficient VLSI Architecture of Deblocking Filter in H.264 Advanced Video Coding  

Lee, Sung-Man (School of Information, Communication and Electronics Engineering, The Catholic University of Korea)
Park, Tae-Geun (School of Information, Communication and Electronics Engineering, The Catholic University of Korea)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.7, 2008 , pp. 52-60 More about this Journal
Abstract
The deblocking filter in the H.264/AVC video coding standard helps to reduce the blocking artifacts produced in the decoding process. But it consumes one third of the computational complexity in H.624/AVC decoder, which advocates an efficient design of a hardware accelerator for filtering. This paper proposes an architecture of deblocking filter using two filters and some registers for data reuse. Our architecture improves the throughput and minimize the number of external memory access by increasing data reuse. After initialization, two filters are able to perform filtering operation simultaneously. It takes only 96 clocks to complete filtering for one macroblock. We design and synthesis our architecture using Dongbuanam $0.18{\mu}m$ standard cell library and the maximum clock frequency is 200MHz.
Keywords
H.264/AVC; deblocking filter; VLSI architecture;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Joint Video Team(JVT) of ITU-T VCEG and ISO/IEC MPEG, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003
2 T. M. Liu, W. P. Lee, C. Y. Lee, 'An In/Post-Loop Deblocking Filter with Hybrid Filtering Schedule,' Circuits and Systems for video Technology, Vol. 17, No. 7, pp. 937-943, July, 2007   DOI   ScienceOn
3 P. List, A. Joch, J. Lainema, G. Bjontegaard, and M. Karczewicz, 'Adaptive Deblocking Filter,' IEEE Transactions On Circuits and Systems for video Technology, Vol. 13, No. 7, pp. 614-619, July, 2003   DOI   ScienceOn
4 B. Sheng, W. Gao and D. Wu, 'An Implemented Architecture of Deblocking Filter for H.264/AVC,' IEEE International Conference on Image Processing, pp. 665-668, 2004
5 Y. Huang, T. Chen, B. Hsieh, Y. Wang, T. Chang, and L. Chen, 'Architecture Design for Deblocking Filter in H.264/JVT/AVC,' International conference on Multimedia and Expo, Vol. 1, pp. I-693-6, July, 2003
6 M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, 'H.264/AVC baseline profile decoder complexity analysis', IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, pp. 704-716, July 2003   DOI   ScienceOn
7 G. Khurana and A. A. Kassim, 'A Pipelined Hardware Implementation of In-loop Deblocking Filter in H.264/AVC,' IEEE Transactions On Consumer Electronics, Vol. 52, No. 2, pp. 536-540, May 2006   DOI   ScienceOn
8 C. M. Chen and C. H. Chen, 'A Memory Efficient Architecture for Deblocking filter in H.264 Using Vertical Processing Order,' Proceedings of the 2005 International Conference on Intelligent Sensors, pp. 361-366, Dec. 2005
9 Iain E. G. Richardson, H.264 and MPEG-4, WILEY, 2004
10 M. Parlak, I. Hamzaoglu, 'An Efficient Hardware Architecture for H.264 Adaptive Deblocking FilterAlgorithm', Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems, pp.381-385, June 2006
11 S. Y. Shih, C. R. Chang and Y. L, Lin, 'A Near Optimal Deblocking Filter for H.264 Advanced Video Codiing,' IEEE Asia and South Pacific Conference on Design Automation, pp. 170-175 Jan. 2006
12 C. C. Cheng and T. S. Chang, 'An In-Place Architecture for the Deblocking Filter in H.264/AVC,' IEEE Transactions on Circuits and Systems-II, Express Briefs, Vol. 53, No. 7, pp. 530-534, July 2006   DOI   ScienceOn
13 C. C. Cheng and T. S. Chang, 'A Hardware Efficient Deblocking Filters for H.264/AVC,' IEEE Consumer Electronics, 2005 Digest of Technical Papers, pp.235-236, Jan. 2005