Browse > Article

New Low-Power and Small-Area Reed-Solomon Decoder  

Baek, Jae-Hyun (Seoul National University)
SunWoo, Myung-Hoon (Ajou University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.6, 2008 , pp. 96-103 More about this Journal
Abstract
This paper proposes a new low-power and small-area Reed-Solomon decoder. The proposed Reed-Solomon decoder using a novel simplified form of the modified Euclid's algorithm can support low-hardware complexity and low-Power consumption for Reed-Solomon decoding. The simplified modified Euclid's algorithm uses new initial conditions and polynomial computations to reduce hardware complexity, and thus, the implemented architecture consisting of 3r basic cells has the lowest hardware complexity compared with existing modified Euclid's and Berlekamp-Massey architectures. The Reed-Solomon decoder has been synthesized using the $0.18{\mu}m$ Samsung standard cell library and operates at 370MHz and its data rate supports up to 2.9Gbps. For the (255, 239, 8) RS code, the gate counts of the simplified modified Euclid's architecture and the whole decoder excluding FIFO memory are only 20,166 and 40,136, respectively. Therefore, the proposed decoder can reduce the total gate count at least 5% compared with the conventional DCME decoder.
Keywords
Reed-Solomon; Key equation; Modified Euclid's algorithm; Error control codes;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 A. Batra etal., "Multi-Band OFDM Physical Layer Proposal for IEEE 802.15 Task Group 3a," IEEE P802.15-03/268r3, Mar.2004
2 European Telecommunications Standards Institute (ETSI), "interaction channel for satellite distribution systems," EN 301 790 v1.4.1, Sep. 2005
3 D. V. Sarwate and N. R. Shanbhag, "High-speed architectures for Reed- Solomon decoders," IEEE Trans. VLSI Syst., vol. 9, pp. 641-655, Oct. 2001   DOI   ScienceOn
4 H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen and I. S. Reed, "A VLSI design of a pipeline Reed-Solomon decoder," IEEE Trans. Comput., vol. C-34, pp. 393-403, May 1985   DOI   ScienceOn
5 H. H. Lee, "Modified Euclidean algorithm block for high-speed Reed-Solomon decoder," Electron. Lett., vol. 37, pp. 903-904, July 2001   DOI   ScienceOn
6 J. H. Baek and Myung H. Sunwoo, "New degree computationless modified Euclid's algorithm and architecture for Reed-Solomon decoder," IEEE Trans. VLSI Syst., vol. 14, pp. 915-920, Aug. 2006   DOI   ScienceOn
7 J. H. Baek and Myung H. Sunwoo, "Enhanced degree ocmputationless modified Euclid's algorithm for Reed-Solomon decoders," Electron. Lett. ,vol. 43, pp. 175-177, Feb. 2007   DOI   ScienceOn
8 A. Raghupathy and K. J. R. Liu, "Algorithm- based low-power/high-speed Reed-Solomon decoder design," IEEE Trans. Circuit Syst. II, vol. 47, pp. 1254-1270, Nov. 2000   DOI
9 TTAS.KO-06.0082/R1, "Specifications for 2.3GHz band portable internet service: physical & medium access control layer," Dec. 2005
10 J. H. Jeng and T. K. Truong, "On decoding of both errors and erasures of a Reed-Solomon code using an inverse-free Berlekamp-Massey algorithm," IEEE Trans. Commun., vol. 47, pp. 1488-1494, Oct. 1999   DOI   ScienceOn
11 백재현, 선우명훈, "새로운 DCME 알고리즘을 사용한 고속 Reed-Solomon 복호기," 전자공학회 논문지 제40권 SD편, 6호, 81-90쪽, 2003
12 M. A. A.Ali, A. Abou-El-Azm, and M. F. Marie, "Error rates for non-coherent demodulation FCMA with Reed-Solomon codes in fading satellite channel," in Proc. IEEE Vehicular Techn. Conf. (VTC'99), vol. 1, 1999, pp. 92-96
13 H. H. Lee, M. L. Yu and L. Song, "VLSI design of Reed-Solomon decoder architectures," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS' 2000), vol. 5, May 2000, pp. 705-708
14 J. H. Baek and M. H. Sunwoo. "Simplified Degree Computationless Modified Euclid's Algorithm and its Architecture," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'2007), May 2007, pp. 905-908
15 E. R. Berlekamp, Algebraic Coding Theory. New York : McGraw-Hill, 1968. (revised-Laguna Hills, CA : Aegean Park, 1984)
16 R. E. Blahut, Theory and Practice of Error-Control Codes. Reading, MA : Addison-Wesley,1983
17 T. K. Matsushima, T. Matsushima, and S. Hirasawa, "Parallel architecture for high-speed Reed-Solomon codec," in Proc. IEEE Int. Telecommun. Symp. (ITS'98), vol. 2, 1998, pp. 468-473