Browse > Article

Design of Memory-Access-Efficient H.264 Intra Predictor Integrated with Motion Compensator  

Park, Jong-Sik (School of Electronic Engineering, Soongsil University)
Lee, Seong-Soo (School of Electronic Engineering, Soongsil University)
Publication Information
Abstract
In H.264/AVC decoder, intra predictor, motion compensator, and deblocking filter need to read reference images in external frame memory in decoding process. They read external frame memory very frequently, which lowers system operation speed and increases power consumption. This paper proposes a intra predictor integrated with motion compensator without external frame memory. It achieves power reduction and memory bandwidth minimization by exploiting data reuse of common and repetitive pixels. The proposed infra predictor achieves more than $45%\;{\sim}\;75%$ cycle time reduction compared with conventional intra predictors.
Keywords
H.264; intra Predictor; Low Power;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and Liang-Gee Chen, "Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder", IEEE Trans. Circuit and System for Video Technology, vol.13, no.3, pp 378-401, Mar., 2005
2 Seongmo Park, Hanjin Cho, Heebum Jung, and Dukdong Lee, "An Implemented of H.264 Video Decoder using Hardware and Software", IEEE Custom Integrated Circuits Conference, 2005
3 Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 / ISO / IEC 14496-10 AVC), May 2003
4 Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and Liang-Gee Chen, "Hardware Architecture Design For H.264/AVC Intra Frame Coder", IEEE International Symposium on Circuits and Systems, 2004
5 Esra Sahin and Ilker Hamzaoglu, "An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding", Digital System Design Architectures, Methods and Tools, 2007