Browse > Article

A High-Efficiency, Robust Temperature/voltage Variation, Triple-mode DC-DC Converter  

Lim, Ji-Hoon (School of Electronic Engineering Soongsil University)
Ha, Jong-Chan (School of Electronic Engineering Soongsil University)
Kim, Sang-Kook (School of Electronic Engineering Soongsil University)
Wee, Jae-Kyung (School of Electronic Engineering Soongsil University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.6, 2008 , pp. 1-9 More about this Journal
Abstract
This paper suggests the triple-mode CMOS DC-DC converter that has temperature/voltage variation compensation techniques. The proposed triple-mode CMOS DC-DC converter is used to generate constant or variable voltages of 0.6-2.2V within battery source range of 3.3-5.5V. Also, it supports triple modes, which include Pulse Width Modulator (PWM) mode, Pulse Frequency Modulator (PFM) mode and Low Drop-Out (LDO) mode. Moreover, it uses 1MHz low-power CMOS ring oscillator that will compensate malfunction of chip in temperature/voltage variation condition. The proposed triple-mode CMOS DC-DC converter, which generates output voltages of 0.6-2.2V with an input voltage sources of 3.3-5.5V, exhibits the maximum output ripple voltage of below 10mV at PWM mode, 15mV at PFM mode and 4mV at LDO mode. And the proposed converter has maximum efficiency of 93% at PWM mode. Even at $-25{\sim}80^{\circ}C$ temperature variations, it has kept the output voltage level within 0.8% at PWM/PFM/LDO modes. For the verification of proposed triple-mode CMOS DC-DC converter, the simulations are carried out with $0.35{\mu}m$ CMOS technology and chip test is carried out.
Keywords
DC-DC converter; Ring oscillator; Temperature compensation; Low-power;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Ka Nang Leung, Mok. P.K.T, "A capacitor-free CMOS low-dropout regulator with damping- factor-control frequency compensation", IEEE Journal of Solid-State Circuits, pp1691-1702, Oct. 2003
2 Azais. F, Bernard. S, Bertrand. Y, Michel. X, Renovell. M, "A low-cost adaptive ramp generator for analog BIST applications", VLSI Test Symposium, pp266-271, 2001
3 J. H. Lim, J. C. Ha, W. Y. JUNG, Y. J. KIM, J. K. Wee, "A novel high-speed and low-voltage CMOS level-up/down Shifter design for multiple-power and multiple-clock domain", IEICE, Trans. pp644-648, March 2007
4 Qiang Biasn, Zushu Yan, Yuanfu Zhao, Suge Yue, "Analysis and design of voltage controlled current source for LDO frequency compensation", Electron Devices and Solid-State Circuits, 2005 IEEE Conference on, pp363-366, Dec. 2005
5 Xiao. J, Peterchev. A, Zhang. J, Sanders. S, "An ultra-low-power digitally-controlled buck converter IC for cellular phone", Applied Power Electronics Conference and Exposition, pp383-391, 2004
6 Sahu. B, Ricon-Mora. G. A, "A high-efficiency, dual-mode, dynamic, buck-boost power supply IC for portable applications", VLSI Design 18th International Conference, pp858-861, Jan 2005