Browse > Article

A 14b 150MS/s 140mW $2.0mm^2$ 0.13um CMOS ADC for SDR  

Yoo, Pil-Seon (Dept. of Electronic Engineering, Sogang University)
Kim, Cha-Dong (Dept. of Electronic Engineering, Sogang University)
Lee, Seung-Hoon (Dept. of Electronic Engineering, Sogang University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.45, no.4, 2008 , pp. 27-35 More about this Journal
Abstract
This work proposes a 14b 150MS/s 0.13um CMOS ADC for SDR systems requiring simultaneously high resolution, low power, and small size at high speed. The proposed ADC employs a calibration-free four-step pipeline architecture optimizing the scaling factor for the input trans-conductance of amplifiers and the sampling capacitance in each stage to minimize thermal noise effects and power consumption at the target resolution and sampling rate. A signal- insensitive 3-D fully symmetric layout achieves a 14b level resolution by reducing a capacitor mismatch of three MDACs. The proposed supply- and temperature- insensitive current and voltage references with on-chip RC filters minimizing the effect of switching noise are implemented with off-chip C filters. The prototype ADC in a 0.13um 1P8M CMOS technology demonstrates a measured DNL and INL within 0.81LSB and 2.83LSB, at 14b, respectively. The ADC shows a maximum SNDR of 64dB and 61dB and a maximum SFDR of 71dB and 70dB at 120MS/s and 150MS/s, respectively. The ADC with an active die area of $2.0mm^2$ consumes 140mW at 150MS/s and 1.2V.
Keywords
CMOS; ADC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. M. A. Ali, et al., "A 14-bit 125MS/s IF/RF sampling pipelined ADC With 100dB SFDR and 50fs jitter," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1846-1855, Aug. 2006   DOI   ScienceOn
2 S. Bardsley, et al., "A 100-dB SFDR 80-MSPS 14-Bit 0.35-um BiCMOS pipeline ADC," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2144-2153, Sept. 2006   DOI   ScienceOn
3 R. Schreier, J. Silva, J. Steensgard, and G. C. Temes, "Design-Oriented Estimation of Thermal Noise in Switched-Capacitor Circuits," IEEE Trans. Circuits Syst. I, vol. 52, no. 11, pp. 2139-2151, Nov. 2005   DOI   ScienceOn
4 S. T. Ryu, S. Ray, B. S. Song, G. H. Cho, and K. Bacrania, "A 14b-linear capacitor self- trimming pipelined ADC," in ISSCC Dig. Tech. Papers, Feb. 2004, pp. 464-465
5 C. Moreland, et al., "A 14-bit 100-Msample/s subranging ADC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1791-1798, Dec. 2000   DOI   ScienceOn
6 Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipelined ADC with over 100-dB SFDR," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 2004   DOI   ScienceOn
7 Y. J. Cho, et al., "A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS pipeline ADC with high-matching 3-D symmetric capacitors," in Proc. IEEE CICC, Sept. 2006, pp. 485-488
8 H. Ishii, K. Tanabe, and T. Iida, "A 1.0V 40mW 10b 100MS/s Pipeline ADC in 90nm CMOS," in Proc. IEEE CICC, Sept. 2005, pp. 395-398
9 D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, "A 3V 340 mW 14b 75MSPS ADC with 85dB SFDR at Nyquist," in ISSCC Dig. Tech Papers, Feb. 2001, pp. 134-135