1 |
K. Satou, K. Tsuji, et al, "A 12 bit 1 MHz ADC with 1mW Power Consumption," in Proc. CICC, May 1994, pp. 515-518
|
2 |
S. R. Norsworthy and I. G. Post, "A 13-bit, 160kHz Sigma-Delta A/D Converter for ISDN," in Proc. CICC, May 1988, pp. 21.3.1 - 21.3.4
|
3 |
S. Zhou and M. C. F. Chang, "A CMOS Passive Mixer With Low Flicker Noise for Low-Power Direct-Conversion Receiver," IEEE J. Solid-State Circuits, vol. 40, pp. 1084-1093, May 2005
DOI
ScienceOn
|
4 |
S. Ramet, "A 13-bit, 160kHz, Differential Analog-to-Digital Converter," in ISSCC Dig. Tech. Papers, Feb. 1989, pp. 20-21, 276
|
5 |
H. S. Lee, "A 12-b 600kS/s Digitally Self- calibrated Pipelined Algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 509-515, Apr. 1994
DOI
ScienceOn
|
6 |
S. T. Ryu, B. S. Song, and K. Bacrania, "A 10-bit 50-MS/s Pipelined ADC With Opamp Current Reuse," IEEE J. Solid-State Circuits, vol. 42, pp. 475-485, Mar. 2007
DOI
ScienceOn
|
7 |
M. Furuta, S. Kawahito, T. Inoue, and Y. Nishikawa, "A cyclic A/D converter with pixel noise and column-wise offset cancellation for CMOS image sensors", in Proc. European Solid-State Circuits Conf. Sep. 2005, pp. 411-414
|
8 |
R. T. Baird and T. S. Fiez, "A 14-bit 500kHz Delta-Sigma ADC with 16 Times Oversampling," in Proc. CICC, May 1995, pp. 199-202
|
9 |
P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, "A Ratio-Independent Algorithmic Analog-to- Digital Conversion Technique," IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 828-836, Dec. 1984
DOI
ScienceOn
|
10 |
Y. J. Cho and S. H. Lee, "An 11b 70MHz 1.2 mm2 49mW 0.18 um CMOS ADC with on-chip current/voltage references," IEEE Trans. Circuits Syst. I, vol. 52, no. 10, pp.1989-1995, Oct. 2005
DOI
ScienceOn
|
11 |
M. K. Mayes, et al., "A Low-Power 1 MHz, 25mW 12-bit Time-Interleaved Analog-to- Digital Converter," IEEE J. Solid-State Circuits, vol. 31, no. 2, pp. 169-178, Feb. 1996
DOI
ScienceOn
|
12 |
G. Promitzer, "12-bit Low-Power Fully Differential Switched Capacitor Noncalibrating Successive Approximation ADC with 1 MS/s," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 1138-1143, July 2001
|
13 |
J. A. M. Jarvinen, M. Saukoski, and K. Halonen, "A 12-bit 32uW Ratio-Independent Algorithmic ADC," in Symp. VLSI Circuits Dig. Tech. Papers, June 2006, pp. 58-59
|
14 |
S. C. Lee, et al., "A 10bit 400MS/s 160mW CMOS Dual-Channel Pipeline ADC Without Channel Mismatch Calibration," IEEE J. Solid -State Circuits, vol. 41, pp. 1596-1605, July 2006
DOI
ScienceOn
|
15 |
N. Verma and A. P. Chandrakasan, "A 25uW 100kS/s 12b ADC for Wireless Micro-Sensor Applications," in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 222-223
|