1 |
Neil H. E. Weste and David Harris, "CMOS VLSI Design A Circuits and Systems Perspective," Addison-Wesley publisher, 2004
|
2 |
Grad, J. and Stine, J.E., "Low power binary addition using carry increment adders," in Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium, pp. 17-20, 2006
|
3 |
Chih-Jen Fang, Chung-Hsun Huang, Jinn-Shyan Wang, and Ching-Wei Yeh, "Fast and compact dynamic ripple carry adder design," ASIC, 2002. Proceedings. 2002 IEEE Asia-Pacific Conference, pp. 25-28, 2002
|
4 |
Joonho Lim, Dong-Gyu Kim, and Soo-Ik Chae, "A 16-bit carry-look ahead adder using reversible energy recovery logic for ultra-low- energy systems," Solid-State Circuits, IEEE Journal, pp.898-903, 1999
|
5 |
Grad. J "New Algorithms for carry propagation," in Proc. 15th ACM Great Lakes Symp. on VLSI, pp. 396-399, 2005
|
6 |
Yu-Ting Pai and Yu-Kumg Chen, "The fastest carry look ahead adder," Electronic Design, Test and Applications, 2004. DELTA 2004. SecondIEEEInternational Workshop, pp.434-436, 2004
|
7 |
Wu-Tung Cheng and Patel, J. H, "A minimum test set for multiple fault detection in ripple carry adders," Computers, IEEE Transactions, pp. 891 -895, 1987
|