1 |
Ozan E. Erdo˘gan, Paul J. Hurst, Stephen H. Lewis "A 12-b Digital-Background-Calibrated Algorithmic ADC with 90-dB THD" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 34, No. 12, pp. 1812-1820. Dec. 1999
DOI
ScienceOn
|
2 |
R.Grift. I. Rutten and M. Veen, "An 8-bit Video ADC Incorporation Folding and Interpolation Technique", IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-22, No. 6, pp. 994-953. Dec. 1987
|
3 |
Vandenbussche J, Lauwers E, Uyttenhove K, Gielen G, Steyaert M "Systematic design of a 200MSPS 8-bit interpolating A/D converter" Design, Automation and Test in Europe Conference and Exhibition, pp. 357-361. June. 2002
|
4 |
Yasuhide Shimizu, Shigemitsu Murayama, Kohhei Kudoi, Hiroaki yatsuda, Akihide Ogawa "A 30mW 12b 40MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier" ISSCC. pp. 802-811. Feb. 2006
|
5 |
Silva, R.T., Fernandes, J.R, "A low-power CMOS folding and interpolation A/D converter with error correction", ISCAS, Circuits and Systems, vol. 1 pp. I-949, I-952. May. 2003
|
6 |
G.Ahn, P.K.Hanumolu, M.Kim, S.Takeuchi, T.Sugimoto, K.Hamashita, K.Takasuka, G.Temes, U.Moon "A 12b 10MS/s Pipelined ADC Using Reference Scaling" SOVC. pp. 272-273. June. 2006
|
7 |
Hui Pan, Masahiro Segami, Michael Choi, Jing Cao, and Asad A. Abidi, "A 3.3-V 12-b 50-MS/s A/D Converter in 0.6-m CMOS with over 80-dB SFDR" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 35, No. 12, pp. 1769-1780. Dec. 2000
DOI
ScienceOn
|
8 |
P. Vorekamp et al., "A 12-b, 60 MSample/s cascaded folding and interpolating ADC," IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 32, No. 12, pp. 1876-1886. Dec. 1997
DOI
ScienceOn
|
9 |
Boris Murmann, Bernhard E. Boser "A 12-bit 75-MS/s Pipelined ADC Using Open-Loop Residue Amplification" IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 38, No. 12, pp. 2040-2050. Dec. 2003
DOI
ScienceOn
|
10 |
P. Vorekamp et al., "A 12b, 50 MSample/s cascaded folding & interpolating ADC" ISSCC Dig. Tech. Papers, pp. 134-135. Feb. 1997
|